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ABSTRACT 
Motivated by the continuously increasing world energy demands and greenhouse-
gas (GHG)  emissions from  conventional fossil fuels,  renewable energy, especially solar 
energy is ready to become a significant part of global energy portfolio.The microinverters,  
as the interface between the photovoltaic (PV) modules and the ac electrical power grid,  
have   become  popular due to the potentials to achieve high reliability, improved  
system  flexibility and  enhanced  electrical safety compared with the string or central  
inverters.  Thanks to the decreasing  costs  and  disruptive enabling technologies, they   
have rapidly emerged in the global residential and even commercial PV market. 
This dissertation proposes a two stage isolated PV microinverter comprised of dc-
dc converter followed by dc-ac inverter. For the front-end dc-dc converter, the  with 
enhancement gallium nitride filed-effect transistors (eGaN FETs) is used to achieve high 
voltage gain, soft switching and high frequency operation. To further explore the electrical 
and thermal characteristics of eGaN FETs, the driving signals of eGaN FETs with 
appropriate overlap are proposed and implemented to not only optimize the reverse 
conduction performance of eGaN FETs, but also avoid shoot-through current during dead 
time in single phase leg structure. To evaluate the cooling requirements in advance to 
ensure effective heat dissipation with minimized heat sink, a simplified thermal resistor 
model of eGaN FETs is proposed and verified thorugh both finite element analysis (FEA) 
and LabVIEW/ Multisim co-simulation. 
 iii 
 
Single phase inverters are inherently subject to the double line frequency ripple 
power at both ac and dc sides The general solutions that unify all existing power 
decoupling techniques is obtained. The component counts, energy utilization and 
voltage/current ripple of energy storage components, dc voltage utilizations of both main 
circuit and power decoupling circuit, and the current stresses of power devices in main 
circuit are derived and investigated. The evaluations on all existing power decoupling 
techniques for the two stage PV microinverters, are summarized to provide helpful 
guidance during design. A digitally implemented proportional resonant (PR) and hybrid 
hysteresis current control with soft switching in the dc-ac inverter of the two stage PV 
microinverters is proposed to reduced switching losses, optimize zero-crossing distortions 
and mitigate low frequency harmonics. 
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NOMENCLATURE 
 
GHG                           Greenhouse-gas 
PV Photovoltaic 
eGaN FETs Enhancement gallium nitride field-effect transistors 
MOSFETs Metal-oxide-semiconductor field-effect transistors 
PCB Printed circuit board 
FEA Finite element analysis 
PR Proportional resonant 
CO2                             Carbon dioxide 
MPPT Maximum power point tracking 
CEC                            California Efficiency Commission 
DCM Discontinuous current mode 
BCM Boundary current mode 
SR Synchronous rectification 
GaN Gallium nitride 
ZVS Zero voltage switching 
ZCS Zero current switching 
ZVT                            Zero voltage transition 
EPC                             Efficient Power Conversion Co. 
RMS                            Root mean square 
FR-4                            Flame retardant-4 
 vii 
 
SPWM                        Sinusoidal pulse width modulation 
SVPWM                     Space vector pulse width modulation 
CM                             Common-mode 
EMI                            Electromagnetic interference 
HEMT                        High-electron mobility transistor 
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1. INTRODUCTION
1.1 Renewable energy outlook 
Motivated by the continuously increasing world energy demands and GHG 
emissions from conventional fossil fuels, renewable energy such as solar, wind, fuel cell 
and geothermal heat etc. are ready to become a significant part of global energy portfolio 
[1, 2]. In the New Policies Scenario, as shown in Figure 1.1, the share of renewable energy 
in three main energy utilizations towards electricity, heat and transportation will rise by 
18% in 2035 [2]. Power continues to be the world’s dominant fossil fuel consumer and 
source of energy-related carbon dioxide (CO2) emissions [1]. To keep the increase in 
global average temperature to well below 2°C above pre-industrial levels [3], renewable 
energy must contribute significantly to transform the world’s energy system as pledged 
from Figure 1.2, where it is revealed that before 2016, the increase of world electricity 
generation always keeps the same pace with that of the CO2 emissions. With the higher 
penetrations of renewable energy, the CO2 emissions and world electricity generation will 
start decoupling after 2016 [1]. According to the statistics, electricity generated from 
renewable energy sources is growing rapidly and increases by over 7,000 TWh from 2011 
to 2035, making up almost half of the increase in total generation all over the world [2]. 
Solar energy, as one of significant renewable energy in power generation, increased by 
43% (29.4GW) in 2013, accounted for 15% of the total growth in global power generation 
capacity [2]. From Figure 1.3, in 2035, electricity produced from solar PV can rise to 950 
2 
TWh and reach up to 690GW [2]. Solar PV continues to receive the largest portion of 
subsidies just before 2040 worldwide to make competitiveness a moving target [4]. 
 
In U.S., electricity from solar PV is more affordable than ever. The average price 
of a completed commercial PV project in Q2 2014 has dropped by 14% year over year 
and by more than 45% since 2012. There are over 22,700MW of cumulative solar electric 
Figure 1.1: Renewable energy share in total primary energy demand by category and region in 
New Policies Scenario of 2011 and 2035 [2]. 
Figure 1.2: Trendency between world electricity generation and related CO2 emissions [1]. 
3 
capacity operating now, enough to power more than 4.6 million American homes as shown 
in Figure 1.4 [5]. 
 Figure 1.3: Installed solar PV capacity by region in New Policies Scenario of 2012, 2020 and 
2035 [2]. 
Figure 1.4: Solar PV installation and solar PV price from 2005 to 2014 in U.S. [3]. 
4 
1.2 Opportunities and challenges for the photovoltaic microinverter 
As the interface between PV modules and the ac power grid, PV inverters play a 
critical role in efficient and reliable PV generation systems. Generally, there are three 
different types of PV inverters in terms of system configurations, power ratings and 
applications: central inverters, string inverters and microinverters [6-8]. Figure 1.5 
illustrates the typical configuration of microinverter PV system in which it is observed 
that every PV module is attached by a PV microinverter and the numerous microinverters 
are connected to the power grid through ac connection. Compared with the central and 
string inverters, PV microinverters is becoming more popular, in part, because of the 
potential to achieve high reliability, improved system flexibility and enhanced electrical 
safety [7, 9, 10]. Thanks to the decreasing costs [11-13] and disruptive enabling 
technologies [14-16], they have rapidly emerged in the global residential and even 
commercial PV market [17-19] and with module level maximum power point tracking 
(MPPT), are an effective method to maximize energy harvest from solar [20-27]. In 2013, 
PV microinverters accounted for over 30% of the inverter shipments to PV systems of 
. 
MI MI MI MI MI MI
AC Connection
Grid
 Figure 1.5: Configuration of microinverter PV system. 
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under 100kW in the USA. The global shipments of microinverters are forecast to increase 
by over 40% a year on average through 2017 compared to just 13% for the total PV 
inverter market. By 2017 global cumulative PV microinverter shipments are forecast to 
reach over 7GW [28]. To satisfy the high demands of PV microinverters, more and more 
companies all over the world are coming into this market. Table 1-1 shows several 
transformer isolated commercial products from main PV microinverter manufactures until 
2015 [29-37]. From that, it is observed that 1) since every microinverter is connected to 
single PV module as shown in Figure 1.5, the input voltage is low (in the range of 
12V~60V), which means that a high voltage gain is needed to satisfy the requirement of 
grid-connection; 2) the power rating is almost around 200W~300W; 3) the California 
Efficiency Commission (CEC) efficiency is about 96%, which is lower than that in string 
or central inverter (about 98%); 3) the volumn and weight are always minimized to 
improve the power density. 
In terms of galvanic isolation, PV microinverters can be divided into transformer-
less and transformer isolated configuration [6, 8, 14, 38]. For the former, by eliminating 
the high frequency transformer, lower cost, smaller volume and higher efficiency can be 
achieved at the cost of increased ground leakage current and limited voltage gain [39, 40]. 
For the latter, they can be classified into single stage and two stage topology [8, 14]. In 
single stage topology, flyback or isolated buck-boost inverter are the most popular ones. 
Even though less power devices can be used, the voltage boost, isolation and output 
current shaping are all implemented through flyback or isolated buck-boost circuit which 
inevitably complicates the design of high frequency transformer [41-47]. To further 
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improve the efficiency and simplify the control loop, discontinuous current mode (DCM), 
boundary current mode (BCM) [48], hybrid switching strategy (DCM and BCM) [49], 
synchronous rectification (SR) [50] and active clamping of main power devices [51, 52] 
have been investigated. In the two stage topology, the front-end dc-dc converter is used to 
achieve voltage boost and isolation, and usually H-bridge inverter, as the second stage, is 
used to regulate the current flowing into the grid. For the front-end converter, the design 
towards high step-up, low cost and high efficiency is always the main challenge [53, 54]. 
Due to the simple structure, the optimizations of the dc-ac inverter are focused on control 
strategies to reduce switching losses of power devices, and improve power quality and 
transient performance [55-58]. What’s more, since single phase inverters are inherently 
subject to the double line frequency ripple power at both ac and dc sides, which could lead 
to adverse system performance [59], active power decoupling techniques are desirable to 
replace bulky and short lifetime electrolytic capacitor with reliable film capacitor [60-62]. 
Thus, different active power decoupling topologies, control and modulation strategies 
have been developed [63] which show different characteristics on components counts, 
energy utilization and voltage/current ripple of energy storage components, dc voltage 
utilizations, and current stresses. Given the requirements of low cost, high reliability, high 
efficiency, high power density and easy-to-implement in the two stage PV microinverters, 
it is always necessary to evaluate the existing power decoupling techniques and find out 
appropriate solutions. 
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1.3 Research motivations and objectives 
In the two stage transformer isolated PV microinverters topology, the front-end 
dc-dc converter must achieve high voltage gain with a simple topology, low power devices 
counts and easy-to-implement control strategy. To boost the voltage gain and avoid 
extreme duty ratio, high frequency transformer, coupled inductor, voltage doubler or 
switched capacitor can be combined with the typical step-up dc-dc converters. The 
resonant tank is advantageous to achieve soft switching and allow high switching 
frequency. The advent of gallium nitride (GaN) power devices, regarded as promising next 
generation semiconductor technology, enables PV microinverters with higher efficiency 
and higher power density to become possible. Compared with conventional silicon based 
ones, since GaN power devices show their own electrical and thermal characteristics, it is 
necessary to be evaluated and optimized to maximize their performance. 
For single phase inverter, it is always necessary to balance the instantaneous power 
of input and output sides through energy storage components. The general solutions on 
the voltage or current of energy storage components are critical to understand the principle 
of power decoupling, investigate exisiting power decoupling techniques and innovate new 
topologies, control or modulation strategies. Since the conventional passive power 
decoupling approaches using bulky electrolytic capacitors and inductors, confront the 
issues like limited lifetime, high masses and volumes, numerous active power decoupling 
techniques including series and parallel power decouplings have been developed for 
different applications. To ensure low cost, high reliability, high efficiency, high power 
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density and easy implementation, different power decoupling techqniues should be 
evaluated comprehensively to provide guidances in the two stage PV microinverters. 
The switching power losses due to hard switching operation are always the main 
issue that limits the increase of switching frequency in the conventional H-bridge dc-ac 
inverter. Thus soft switching techniques are always preferred. Bipolar hysteresis current 
control with soft switching can reduce the switching losses greatly and also provide 
inherent fast dynamic response and robust current regulation. To further reduce the 
switching frequency, unipolar modulation, enabling halved switching frequency of power 
devices, can be applied without increasing the output inductance. However, the zero-
crossing distortions and low frequency harmonics of the grid current resulted from wide 
hysteresis bands, dead time, driving circuit delays and sampling intervals can worsen the 
power quality flowing into the grid. Thus, the control strategy to compensate zero-crossing 
distortions and mitigate low frequency harmonics must be developed. 
With the research motivations mentioned above, the research objectives in my 
thesis can be summarized as follows. 
 In order to avoid extreme duty ratio or turns ratio, the front-end dc-dc converter
with high voltage gain is proposed and build up. At the same time, the soft switching 
techniques are explored to allow higher switching frequency. 
 In order to make full use of the superior features of GaN power devices, it is
necessary to explore the electrical and thermal characteristics of GaN power devices for 
this application. 
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 In order to decouple the double line frequency ripple power, the general solutions
on power decoupling are derived and compared. By considering the ripple power paths, 
all existing power decoupling techniques are investigated and evaluated to provide 
guidances on the design of two stage PV microinverters. 
 In order to minimize the switching losses and allow higher switching frequency,
the unipolar hysteresis current control strategy with soft switching in dc-ac inverter of the 
two stage PV microinverters is proposed and analyzed. 
 In order to improve the power quality flowing into the grid, the control strategy,
compensating zero-crossing distortions and mitigating low frequency harmonics of the 
grid current, will be discussed and verified through both simulation and experimental 
results. 
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1.4 Dissertation outline 
Section 2 presents the proposed front-end resonant dc-dc converter in the two stage 
transformer isolated PV microinverters. With a simple topology, reduced power devices 
counts and easy-to-implement duty ratio control strategy, high voltage gain is achieved 
through boost operation, high frequency transformer and voltage-doubler rectifier 
together. Resonant operation enables zero voltage switching (ZVS) of high-side power 
devices, conditional ZVS of low-side power devices and inherent zero current switching 
(ZCS) of rectifier diodes. The resonant inductor is integrated into high frequency 
transformer as the leakage inductor. The principle of the proposed topology, parameters 
designs and losses analysis are investigated in detail. The proposed resonant dc-dc 
converter can be configured as interleaved topology to extend the ZVS of low-side power 
devices, reduce the input current ripple and operate in higher power applications. Since 
eGaN FETs have no intrinsic anti-parallel body diodes, unlike conventional silicon-based 
metal-oxide-semiconductor field-effect transistors (MOSFETs), and exhibit poor reverse 
conduction characteristics, the overlapped driving signals are proposed and implemented 
to not only optimize the reverse conduction performance of eGaN FETs, but also avoid 
shoot-through current during dead time in single phase leg structure. In addition, due to 
the relatively low thermal conductivity of gallium nitride materials, a simplified thermal 
resistor model is used to evaluate the cooling requirements and ensure effective heat 
dissipation with minimized printed circuit board (PCB) area through FEA and LabVIEW/ 
Multisim co-simulation. Finally the simulation and experimental results verify the 
feasibility of the proposed topology and overlapped driving signals. 
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Section 3 presents the general solutions to achieve power decoupling, and 
investigations on existing power decoupling techniques. Based on the principle of power 
decoupling, the voltage or current of energy storage components to decouple double line 
frequency ripple power are derived. By taking ripple power paths and waveforms of 
energy storage components into consideration. all existing power decoupling topologies 
and modulations can be derived through the proposed solutions. The component counts, 
energy utilization and voltage/current ripple of energy storage components, dc voltage 
utilizations of both main circuit and power decoupling circuit, and current stresses of 
power devices in the main circuit are investigated in detail. The evaluations on different 
power decoupling technqiues are summarized to provide guidance on the design of two 
stage PV microinverters. 
Section 4 presents digitally implemented PR and hybrid hysteresis current control 
strategy with soft switching for dc-ac inverter of two stage transformer isolated PV 
microinverters. The principle of unipolar hysteresis current control with soft switching is 
introduced first. It allows ZVS commutation around zero-crossing points and ZCS 
commutation in other moments of line frequency period through controlling output 
inductor current within the designed hysteresis bands cycle by cycle. Thus fast dynamic 
response, robust current regulation and soft switching can be achieved. The frequency 
analysis of output inductor current in terms of different parameters are investigated then. 
Due to wide hysteresis bands, reduced output inductance and delays from dead time, 
driving circuit and sampling intervals, zero-crossing distortions exist in original unipolar 
hysteresis current control. Therefore, hybrid hysteresis current control is proposed to 
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enable bipolar modulation, around zero-crossing points, to minimize the zero-crossing 
distortion of grid current and unipolar modulation, in other moments of the line frequency 
period, to halve the switching frequency of power devices without increasing the output 
inductance. The combined digital PR controller is implemented to further mitigate the low 
frequency harmonics and improve the quality of grid current flowing into the grid by 
minimizing the steady state error at low frequency without complicated predictive 
calculations. Finally, the simulation and experimental results verify the validity of the 
theoretical analysis mentioned above. 
Section 5 presents research conclusions discussed in this dissertation and the future 
works will also be included. 
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2. FRONT-END RESONANT DC-DC CONVERTER*
2.1 Introduction 
Considering the front-end dc-dc converter in two stage transformer isolated PV 
microinverters, it is necessary to satisfy the requirements of high voltage gain, and high 
efficiency across wide input and load ranges due to low and variable output of PV module. 
To do that, numerous techniques with high boost ratio and soft switching, as summarized 
in Figure 2.1, have been developed based on typical dc-dc converters with voltage boost 
characteristics such as boost converter, sepic converter and forward converter, etc [64-67]. 
 
_______________
*© 2015 IEEE. Reprinted, with permission, from H. Zhang and R. S. Balog, “Loss
Analysis During Dead Time and Thermal Study of Gallium Nitride Devices,” IEEE 30th 
Applied Power Electronics Conference and Exposition (APEC), Charlotte, NC, Mar. 2015 
Cr Lr
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Cr Lr
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D1
D2
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D1 D2
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High Frequency 
Transformer
Coupled Inductor
Voltage Doubler
Switched Capacitor
LLC Resonant LCC Resonant Active Clamp
Soft Switching
Voltage Boost
CrLr
Series Resonant as Secondary
Lm
 Figure 2.1: Techniques to achieve high boost ratio and soft switching for front-end dc-dc 
converter in the two stage transformer isolated PV microinverters. 
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By combining those typical dc-dc converters with different techniques on voltage 
boost, isolated boost converter in [68, 69], isolated two-inductor boost converter in [70, 
71], zero voltage transition (ZVT) boost converter in [66], flyback-forward converter in 
[53], and isolated sepic (or zeta, cuk) converter in [64, 72] can always achieve high voltage 
gain with appropriate duty ratio of power devices and turn ratio of high frequency 
transformer. However, to ensure soft switching and minimize the voltage stresses of power 
devices, additional active clamping circuits have to be added. At the same time, some of 
them need optimized design of magnetic components to achieve isolation and extra boost 
ratio, which can result in additional power losses of magnetic components and limit their 
applications in PV microinverters. The full-bridge LLC or LCC resonant converters in 
[73-75] can be employed to provide high set-up and inherent soft switching. However the 
high current through the resonant tank can increase the conduction losses.  It is also hard 
to regulate and maintain high efficiency across wide input voltages. What’s more, the 
variable frequency operation complicates the design of control loop and MPPT. To solve 
those problems, a fixed frequency hybrid series resonant converter with boost converter 
as secondary [67] was proposed. The boost half-bridge dc-dc converter in [76] allowed 
high boost ratio and ZVS of primary power devices with simple topology and quasi-square 
waveform of leakage inductor current. 
This section proposes a high step-up front-end resonant dc-dc converter with 
simple topology, less power devices counts and easy-to-implement duty ratio control 
strategy. Combined with boost operation, high frequency transformer and voltage-doubler 
rectifier together, high voltage gain can be achieved. Resonant operation enables ZVS of 
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high-side eGaN FET, conditional ZVS of low-side eGaN FET and inherent ZCS of 
rectifier diodes. The resonant inductor is integrated into high frequency transformer as the 
leakage inductor. As promising next generation power devices [77, 78], eGaN FETs from 
Efficient Power Conversion (EPC) are used to replace the conventional silicon MOSFETs 
to eliminate the reverse recovery losses in the proposed converter. Since eGaN FETs have 
no intrinsic anti-parallel body diodes, unlike conventional silicon-based MOSFETs, and 
exhibit poor reverse conduction characteristics, the high source to drain voltage drop 
during dead time in single phase leg structure, can result in increased reverse conduction 
power losses. One of the methods to reduce that power losses is to have a schottky diode 
with low parasitic inductance in parallel with eGaN FET. In this way, the reverse current 
will flow through schottky diode rather than eGaN FET and then the forward voltage drop 
can be reduced greatly. Another method is the proposed driving signals with appropriate 
overlap. By ensuring the crossing voltages of the gate to source voltage (vgs(t)) between 
high-side and low-side eGaN FETs are always below the gate to source threshold voltage 
(vgs(th)(t)), the source to drain voltage can be reduced and the shoot-through current can be 
avoided without extra anti-paralleled schottky diodes. Another characteristic of eGaN 
FETs is the relatively low thermal conductivity due to silicon substrate. Since eGaN FETs 
from EPC are only available in die form, only multilayered PCB is mounted beneath the 
them to achieve heat dissipation. To evaluate the cooling requirements and ensure 
effective heat dissipation, a matrix resistors network, in which the thermal resistors and 
current sources indicate most possible heat dissipation paths and the power losses of eGaN 
FETs respectively, can be built up. However, it is complicated and highly dependent on 
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the PCB design, components placement and airflow, etc. Therefore, a simplified approach 
based on equivalent thermal resistor model is proposed. By calculating the equivalent 
thermal resistance at a prescribed maximum temperature rise and the minimum board size 
under worst case scenario, the cooling requirements of eGaN FETs on PCB can be 
estimated at different power losses. 
In this section, the principle of the proposed topology, parameters designs and 
extended interleaved topology are explored first. Second the reverse conduction power 
losses optimization and loss analysis are investigated. The validity of the proposed 
overlapped driving signals is verified by experimental results. Then, the thermal study of 
eGaN FETs based on the simplified thermal resistor model is discussed and examined 
through both Solidwork FEA and LabVIEW/ Multisim co-simulation. Finally the 
simulation and experimental results verify the feasibility of the proposed topology. 
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2.2 Topology and operation principle 
A eGaN FETs based front-end resonant dc-dc converter is proposed as the first 
stage of two stage transformer isolated PV microinverters as shown in Figure 2.2 where 
boost converter, high frequency transformer and voltage doubler are combined together to 
obtain high voltage gain, and LLC resonant tank is used to achieve soft switching. vin(t) is 
the input voltage from PV module. Cin and L are the input capacitor and boost inductor 
respectively. Q1 and Q2 are eGaN FETs, and controlled in complementary manner with 
fixed switching frequency. Cr represents resonant capacitor. Due to small inductance in 
this proposed topology, resonant inductor Lr can be integrated into high frequency 
transformer. Lm is the magnetizing inductor of the high frequency transformer. Lr, Cr, and 
Lm comprise resonant tank to achieve ZVS of Q1, conditional ZVS of Q2 and inherent ZCS 
of rectifier diodes D1 and D2 which comprise voltage doubler rectifier with C3 and C4. Co 
is the output capacitor of front-end dc-dc converter which is also dc bus capacitor in two 
L
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Lr
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C
Lm Rout vout(t)vin(t)
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LLC Resonant 
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Figure 2.2: Front-end resonant dc-dc converter. 
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stage PV microinverter. vout (t) is the output voltage which is assumed to be constant during 
the analysis of fron-end dc-dc converter. Figure 2.3 illustrates the typical operation 
waveforms of the proposed topology. Through this, the different operation modes within 
one switching cycle are discussed in detail. 
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 Figure 2.3: Typical operation waveforms of the proposed front-end dc-dc converter. 
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Mode i [t0<t<t1]: as shown in Figure 2.4(a). Q2 turns off at t0. The current through 
boost inductor L will charge the drain to source capacitor (Cds) of Q2 and discharge Cds of 
Q1. When the gate to drain voltage (vgd(t)) is larger than the threshold value of gate to 
source voltage (vgs(th)(t)), Q1 will operate in the third quadrant which allows Q1 to be turned 
on with ZVS at t1. 
Mode ii [t1<t<t2]: as shown in Figure 2.4(b). Q1 turns on with ZVS. The capacitor 
C will resonant with Lr, Cr, secondary capacitors C3 and C4 through D1. The resonant 
period can be given in (2.1). The current flowing through Q1 can be expressed as shown 
in (2.2). Since the voltage across boost inductor is the difference between the input voltage 
and the voltage across C, the inductor current will decrease and is given by (2.3). 
L
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 Figure 2.4: Operation modes of the proposed front-end dc-dc converter. 
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Mode iii [t2<t<t3]: as shown in Figure 2.4(c). The current through the resonant 
tank and rectifier diode D1 goes to zero. The current through the boost inductor is equal to 
that through Q1. There is no circulating current in the resonant tank. 
Mode iv [t3<t<t4]: as shown in Figure 2.4(d). At t3, Q1 turns off. Since vgd(t)> 
vgs(th)(t) is still satisfied, Q1 operates in the third quadrant again. During this moment, Cds 
of Q2 can be discharged only if the current through boost inductor reverses its direction. 
Thus, the turn-on of Q2 is conditionally ZVS. 
Mode v [t4<t<t5]: as shown in Figure 2.4(e). Prior to the turn-on of Q2, there is 
current through Q1. When Q2 turns on at t4, there will be reverse recovery losses if 
conventional silicon MOSFETs are used. For eGaN FETs in this proposed topology, there 
is no reverse recovery charge. Therefore, optimized efficiency performance can be 
achieved even at high switching frequency. The resonant path is consisted of Lr, Cr, 
secondary capacitors C3 and C4 through D2. The resonant period can be given by (2.4). 
The current through Q2 is the sum of that through boost inductor and reosnan tank as 
expressed in (2.5). Since the voltage across boost inductor is the input voltage, the inductor 
current will increase and can be expressed in (2.6). 
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Mode vi [t5<t<t6]: as shown in Figure 2.4(f). The current through resonant tank 
and rectifier diode D1 goes to zero. The current through boost inductor is equal to that 
through Q1. There is no circulating current in the resonant tank as well. 
From the analysis mentioned above and the principle of voltage-second balance, 
the voltage gain in this proposed front-end dc-dc converter can be obtained as: 
D
n
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        (2.7) 
where n is the turn ratio of high frequency transformer and D is the duty ratio of Q2. Thus 
compared with conventional boost converter, n times higher voltage gain can be achieved, 
and there is no extreme duty ratio of eGaN FETs and turn ratio of high frequency 
transformer. At the same time, to achieve ZCS of voltage doubler rectifier diodes D1 and 
D2, the resonant periods in (2.1) and (2.4) should be smaller than the conduction moments 
of Q1 and Q2 respectively as shown in the equations below. 
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where vin_min(t) is the minimum allowed input voltage from PV module. To reduce the 
peak value of the resonant current, the resonant periods should be as close as the minimum 
conduction moments of Q1 and Q2. The required boost inductance with certain current 
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ripple requirement can be given by (2.10) and Figure 2.5 shows the designed boost 
inductor and high frequency transformer in which resonant inductor Lr has been integrated 
as mentioned previously [79]. 
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The proposed eGaN FETs based front-end resonant dc-dc converter can be 
configured to be interleaved topology as shown in Figure 2.6 to reduce the input current 
ripple, double the voltage gain further and potentially extend the ZVS turn-on of low-side 
eGaN FETs for high power applications [80]. The operation principle of each phase is the 
same with what discussed in Figure 2.3 and 2.4. Since the input current is the sum of 
current through boost inductors L1 and L2, larger ripple current through each boost 
inductor can be achieved while ensuring the same input current ripple. Based on the 
analysis on Mode iv mentioned previously, the larger ripple current potentially allows 
  (a) Boost inductor                                     (b) High frequency transformer 
Figure 2.5: Boost inductor and high frequency transformer in the proposed front-end dc-dc 
converter. 
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reversed current through each boost inductor and to achieve conditional ZVS turn-on of 
low-side eGaN FETs. The simulation wavefroms of LTspice based on eGaN FETs 
EPC2001 SPICE model is illustrated in Figure 2.7 where it is observed that with ZVS of 
both Q1 and Q2, and ZCS of both D1 and D2, input current can still have small ripple due 
to interleaved operation. 
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Figure 2.6: Extended interleaved topology of the proposed front-end dc-dc converter. 
Figure 2.7: Simulation verification of the interleaved front-end resonant dc-dc converter. 
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2.3 Reverse conduction power losses optimization 
Compared with conventional silicon MOSFETs, eGaN FETs have a purely lateral 
structure without parasitic bipolar junction which means that they have no built-in anti-
parallel body diodes [81, 82]. This characteristic ensures that there are no minority carriers 
involved in conduction and no reverse recovery losses. The behaviors of eGaN FETs 
operating in the third quadrant from SPICE model simulation is shown in Figure 2.8 where 
it is revealed that while operating in the third quadrant, eGaN FETs have higher source to 
drain voltage (vsd(t)) than the forward voltage drop of body diodes in silicon MOSFETs, 
especially when vgs(t) is lower than 2V. Consider the silicon MOSFET IPA180N10N3 
from Infineon. As shown in Table 2.1, the forward voltage drop of built-in anti-parallel 
body diode (25°C) is only about 0.7V at no load and about 0.875V at 20A load condition 
[83]. The SPICE model simulation result in Figure 2.9 shows that vsd(t) of eGaN FETs 
also increase with drain current and temperature. Thus when eGan FETs are configured in  
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III
 
 Figure 2.8: Typical output characteristic of eGaN FET EPC2001 (25°C). 
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the single phase leg structure, the large vsd(t) will result in substantial power losses during 
dead time. 
One of the methods to reduce reverse conduction power losses is to have a schottky 
diode with low parasitic inductance in parallel with eGaN FET [84]. In this way, the 
reverse current will flow through the schottky diode rather than eGaN FET and then vsd(t) 
can be reduced greatly. Another method is to design the driving signals with appropriate 
overlap as shown in Figure 2.10(a). Take the single phase leg in this proposed front-end 
dc-dc converter for example (Figure 2.10(b)). When Q2 starts turning off at t4, the resonant 
 
eGaN FET EPC2001 Si MOSFET IPA180N10N3 
vsd(t)=2V (vgs(t)=0V, 25°C, no load) vsd(t)=0.7V (vgs(t)=0V, 25°C, no load) 
vsd(t)>2V (vgs(t)=0V, 25°C, Id=20A) vsd(t)=0.875V (vgs(t)=0V, 25°C, Id=20A) 
25°C
125°C
Table 2-1: Comparison of vsd(t) between eGaN FETs and silicon MOSFETs. 
Figure 2.9: The third quadrant characteristic of eGaN FET EPC2001 (25°C). 
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current ireso(t) has been decreased to zero after half resonant period. The boost inductor 
current iL(t) will charge Cds of Q2 and discharge Cds of Q1 to achieve ZVS for Q1 at t6. The 
time period to discharge of Q1 completely can be approximated by (2.11). 
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At the same time, to avoid shoot-through current, the driving signal vgs(t) should 
be smaller than the threshold voltage of eGaN FETs at t5 [85]. When Q2 turns off 
completely, vgd(t)> vgs(th)(t) can be satisfied and Q1 starts operating in the third quadrant. 
With the proposed overlapped driving signals, while Q1 is reverse conducting, its driving 
signal is above 0V which means vsd(t) can be reduced. So the associated power losses 
(2.12) during reverse conduction can be reduced as well. 
Q1 Q2 Q1
0
vgs(t)
tt1 t2 t3 t4 t5 t6
Crossing voltage
 
(a) 
Q1
Q2 iQ2(t)
iQ1(t)
iL(t) ireso(t)
vC(t)
(b) 
 Figure 2.10: (a) The driving signals of eGaN FETs with overlap; (b) the single phase leg 
structure in proposed front-end dc-dc converter. 
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srcLsdrc fttitvtp )()()(  (2.12) 
where trc is the reverse conduction period during dead time. When Q1 starts turning off at 
t1, the current through boost inductor flows in reverse through Q1 with small vsd(t). 
Similarly, the driving signal vgs(t) should be smaller than the threshold voltage of eGaN 
FETs at t2. After that, when vgs(t) of Q2 are higher than its threshold voltage, it starts 
turning on without shoot-through current. In Figure 2.11, the reverse conduction power 
losses comparisons with different dead times using conventional silicon MOSFETs, eGaN 
FETs without overlapped driving signals, eGaN FETs with schottky diodes and proposed 
eGaN FETs with overlapped driving signals are revealed. As shown, the reverse 
conduction power losses of the proposed eGaN FETs with overlapped driving signals can 
be reduced down to 10% of that towards eGaN FETs without overlapped driving signals 
and 30% of that towards eGaN FETs with schottky diodes in parallel. 
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Figure 2.11: Comparisons on the reverse conduction power losses towards different methods 
(25°C). 
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The calculated power losses breakdown at 200W output power, different input 
voltages (25V and 50V) and different optimization methods on reverse conduction power 
losses are shown in Figure 2.12 where it is known that the reverse conduction power losses 
of eGaN FETs (EPC2001) without overlapped driving signals has higher proportion in 
switching losses of eGaN FETs at both 25V (8.68%) and 50V (5.6%) input voltage 
operating conditions. By contrast, the method of eGaN FETs with overlapped driving 
signals has lower reverse conduction power losses and total power losses without 
additional components. 
 Figure 2.12: Calculated power losses breakdown of the proposed topology towards different 
reverse conduction optimization methods. 
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2.4 Loss analysis  
According to the principle of the proposed eGaN FETs based front-end resonant 
dc-dc converter discussed above, it is known that the ZVS turn-on of Q1, conditional ZVS 
turn-on of Q2 and ZCS turn-off of voltage double rectifier diodes D1 and D2 can be 
achieved. The power transferred from the primary side to the secondary side through the 
high frequency transformer can be expressed as: 
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where,  ωr is the resonant angular frequency which is related to Tr_Q1 and Tr_Q2. vtr_pri (t) is 
the primary voltage of the high frequency transformer during resonant periods and Ireso_p 
is the peak value of the resonant current. Thus the resonant current and the copper losses 
of high frequency transformer can be obtained below. 
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where, Ireso_RMS is the root mean square (RMS) value of the resonant current. Rtr_pri and 
Rtr_sec are the equivalent resistance of primary and secondary sides in high frequency 
transformer. Based on (2.2), (2.3), (2.5) and (2.6), the RMS current through Q1 and Q2 can 
be derived as: 
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where, Vin and IL are the average value of input voltage and boost inductor current. VC is 
the average voltage across C. Then the total conduction power losses of both eGaN FETs 
can be calculated by: 
onidsRMSQRMSQQQcond RIIP _
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where, Rds_oni represents the conduction resistance of eGaN FETs (Q1 or Q2). Similarly, 
the conduction power losses of voltage double rectifier diodes D1 and D2 can be obtained 
by: 
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where, Vf_diodes and Rdiodes are the forward voltage drop and equivalent resistance of D1 and 
D2. Idiodes_avg and Idiodes_RMS are average and RMS current through them respectively. From 
those equations above, the calculated power losses of the proposed eGaN FETs based 
front-end resonant dc-dc converter with different power ratings at both 25V and 50V input 
voltage are shown in Figure 2.13. Given the high switching frequency, hard switching 
turn-off of both eGaN FETs and condition ZVS turn-on of Q2, the switching losses are the 
main components in total power losses especially at light load. At the same time, due to 
larger current through Q2 and conditional ZVS turn-on of Q2, both the conduction and 
switching losses of Q2 are higher than that of Q1. 
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 Figure 2.13: Calculated power losses breakdown of the proposed eGaN FETs based front-end 
resonant dc-dc converter with different power ratings. 
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2.5 Thermal study 
Due to low cost of GaN power devices using silicon substrates and the 
unavailability of single crystal GaN substrate [86], all commercial GaN power devices 
including eGaN FETs from EPC are typically grown on silicon substrate. However, the 
relatively low thermal conductivity of silicon materials inevitably results in concerns for 
thermal design which is important to evaluate the reliability and power density of eGaN 
FETs based power converters. Generally, there are three different paths for heat 
dissipation including conduction, convection and radiation [87, 88]. Since eGaN FETs 
EPC2001 in this proposed topology are available in a die form, only a multilayered PCB 
with 2 oz. copper is mounted beneath them to achieve heat dissipation. To analyze thermal 
performance and cooling requirements of eGaN FETs, an equivalent thermal resistor 
model of heat transfer is used. The thermal resistor model of flame retardant-4 (FR-4) 
PCB is shown in Figure 2.14 approximately. In this figure, θJB is the thermal resistance 
 Figure 2.14: Thermal resistor model of FR-4 PCB. 
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from the device junction to the bottom of the solder bumps in °C/W. For eGaN FETs 
EPC2001, the value is 15°C/W. θcu and θFR4 are the lateral thermal resistance of copper 
plane and the vertical thermal resistance of FR-4 substrate in °C/W respectively. θVIA is 
the thermal resistance of a via passing through the board transversely in °C/W. Usually, 
many thermal vias are placed together to form an array. θSA is the thermal resistance from 
the surface of PCB to the ambient air due to natural convection in °C/W. With these 
parameters, a matrix, including both resistors network indicating most possible heat 
dissipation paths and current source indicating power losses of eGaN FETs, can be built 
up [89]. Then the temperature rise above ambient temperature can be obtained. Acutally, 
the analysis mentioned above is complicated and highly dependent on the layout of PCB, 
components placement and airflow, etc. To further simplify the process, it is alternative to 
get the equivalent thermal resistance first by assuming a prescribed maximum temperature 
rise, and then, based on the calculated power losses of eGaN FETs, estimate the minimum 
size of the PCB or heat sink. When the whole thermal resistors network is replaced by an 
equivalent thermal resistor model, it can be expressed by (2.19). 
losseGaN
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where, θJA given in °C/W is a lumped parameter defining the equivalent thermal resistors 
network. TJ and TA are device junction temperature and ambient temperature in °C. 
PeGaN_loss is the  total power losses of eGaN FETs. Then, through the relationship between 
the normalized thermal resistance and board area in [90], the minimum board size Sb_min 
for heat dissipation can be given by (2.20). 
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According to the losses analysis previously, to keep the junction temperature of eGaN 
FETs in this proposed front-end resonant dc-dc converter from exceeding 125°C while 
operating with 0.4722W power losses of Q1 and 1.0476W power losses of Q2, the board 
size requirement based on the single sided, 2 oz. copper FR-4 PCB without additional heat 
sink are summarized in Table 2.2 below. If the thickness of PCB is increased, more 
thermal vias are added, or forced cooling is used, the minimum board size can be reduced. 
Thus the cooling requirement in Table 2.2 can be regarded as the one under worst case 
scenario. 
To further investigate the heat dissipation of eGaN FETs on a calculated minimum 
size of PCB at certain ambient temperature and power rating, FEA method, which provide 
a fast and efficient thermal structural analysis to determine the steady state or transient 
thermal performance on a given design, is used and the 3D model of eGaN FETs with 
PCB mounted is built up in SolidWorks. From the FEA results in Figure 2.15, it is revealed 
 
 
Ambient Temperature 
TA (°C) 
Thermal Resistance  
(°C/W) 
Minimized board size Sb_min 
(cm2) 
-20 95.4073 No min-limit on board area 
25 65.798 3.8478 
50 49.3486 8.2183 
75 32.899 12.5889 
100 16.4495 16.9595 
110 9.8697 18.7077 
Table 2-2: Summary of the required minimized board size without heat sink. 
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that when the ambient temperature is 100°C (373.15K) and the board size is 16.4495cm2, 
the temperature rise of both eGaN FETs can be limited to no more than 125°C. Q2, due to 
higher power losses as discussed previously, has higher temperature rise. The top sides of 
both eGaN FETs die show higher temperature which are 109.85°C (383K) and 119.75°C 
(392.9K). Thus the doube-side cooling of eGaN FETs can be used for high power 
applications [90]. 
 
 
Figure 2.15: FEA thermal analysis of eGaN FETs on 16.9595cm2 PCB at 100°C ambient 
temperature in the proposed front-end resonant dc-dc converter. 
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The thermal model of power devices in Multisim provides an efficient method to 
accurately decide the thermal behaviors and explore the thermal effect of power electronic 
circuits. With the electrical specifications, thermal SPICE model [91] and calculated 
(a) Input voltage 25V 
(b) Input voltage 50V 
 
 
TJ of Q1 
Boost Inductor Current 
Resonant Current 
TJ of Q2 
TJ of Q1 
Boost Inductor Current 
Resonant Current 
TJ of Q2 
Figure 2.16: Simulation results of the thermal model in Multisim and LabVIEW co-simulation 
(ambient temperature 100°C and thermal resistance 16.4495°C/W). 
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power losses, the detailed thermal model of eGaN FETs EPC2001 in Multisim can be 
obtained [92]. In terms of that, a thermal model simulation of eGaN FETs based front-end 
resonant dc-dc converter was built up with Multisim and LabVIEW co-simulation to 
evaluate the temperature rise of eGaN FETs at different thermal resistances, ambient 
temperatures and output powers. From Figure 2.16(a), it is indicated that when eGaN FETs 
in the proposed topology operate at 25V input voltage, 100°C ambient temperature and 
16.4495°C/W thermal resistance, the steady state junction temperatures of Q1 and Q2 are 
102.54°C and 114.07°C respectively, which limits the junction temperature to below 
125°C. In Figure 2.16(b), while increasing the input voltage to 50V, the steady state 
junction temperatures of Q1 and Q2 reduce to 100.21°C and 104.75°C. At the same time, 
it is also observed that the temperature of PCB (identified as Theatsink) in Figure 2.16(a) 
is a little bit higher than that in Figure 2.16(b), but both of them are close to the ambient 
temperature which is in accordance with FEA result in Figure 2.15. Likewise, Figure 
2.17(a) shows the steady state junction temperature of Q1 (119.36°C) and Q2 (123.68°C) 
while operating at 25V input voltage, 75°C ambient temperature and 32.899°C/W thermal 
resistance. With 50V input voltage, the steady state junction temperature of Q1 and Q2 are 
111.83°C and 117.25°C as shown in Figure 2.17(b). In addition, the temperature of PCB 
is higher than the ambient temperature and close to that of Q1. 
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(a) Input voltage 25V 
(b) Input voltage 50V 
 
 
TJ of Q2 
TJ of Q1 
Boost Inductor Current 
Resonant Current 
TJ of Q2 
TJ of Q1 
Boost Inductor Current 
Resonant Current 
Figure 2.17: Simulation results of the thermal model in Multisim and LabVIEW co-simulation 
(ambient temperature 75°C and thermal resistance 32.899°C/W). 
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2.6 Simulation and experimental results 
 
To verify the effectiveness of the proposed front-end resonant dc-dc converter, 
first a simulation model based on EPC2001 SPICE model is built up in LTspice. Figure 
Voltage across resonant capacitor Crvgs(t) of Q1 vgs(t) of Q2Voltage across capacitor C
Current through rectifier diode D1 Current through rectifier diode D2
vSW(t)
Resonant current through resonant tank
Current through Q1
Current through Q2Current through boost inductor
(a) 200W 
Voltage across resonant capacitor Cr
vgs(t) of Q1 vgs(t) of Q2Voltage across capacitor C
Current through rectifier diode D1 Current through rectifier diode D2
vSW(t)
Resonant current through resonant tank
Current through Q1
Current through Q2Current through boost inductor
(b) 100W 
 Figure 2.18: Simulation results of proposed front-end resonant dc-dc converter operating at 
25V input voltage. 
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2.18 shows the simulation results while operating at 25V input voltage where it is observed 
that ZVS of Q1 and ZCS of D1 and D2 can be always achieved as expected. The resonant 
periods are very close to the conduction moments of Q1 to minimize the peak value of 
resonant current. The simulation results at 50V input voltage are shown in Figure 2.19 
where it is observed that the voltage across capacitor C is almost constant and there is no 
 
Voltage across resonant capacitor Cr
vgs(t) of Q1vgs(t) of Q2
Voltage across capacitor C
Current through rectifier diode D1 Current through rectifier diode D2
vSW(t)
Resonant current through resonant tank
Current through Q1
Current through Q2Current through boost inductor
(a) 200W 
Voltage across resonant capacitor Cr
vgs(t) of Q1vgs(t) of Q2
Voltage across capacitor C
Current through rectifier diode D1 Current through rectifier diode D2
vSW(t)
Resonant current through resonant tank
Current through Q1
Current through Q2Current through boost inductor
(b) 100W 
 Figure 2.19: Simulation results of proposed eGaN FETs based front-end resonant dc-dc 
converter operating at 50V input voltage. 
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circulating current in the resonant tank beyond resonant periods. Likewise, the resonant 
periods are close to the conduction moments of Q1 to minimize the peak resonant current. 
 
High Frequency 
Transformer
Boost Inductor
eGaN FETs
(EPC9002)
 
 
 
 
Switching Frequency (kHz) 200 Turn Ratio 6:32 
Input Voltage (V) 25~50 Resonant Inductor (nH) 450 
Output Voltage (V) 
 
 
 
400 Resonant Capacitor (nF) 470 
Duty Ratio 1/3~2/3 Capacitor C (uF) 4.7 
eGaN FETs 
 
EPC2001 Rectifier Diodes HFA04SD60S 
Boost Inductor 50uH PQ32/20 ferrite core PC 98 
High Frequency Transformer PQ32/20 ferrite core PC 95 
 
Table 2-3: Electrical specifications of proposed eGaN FETs based front-end resonant dc-dc 
converter. 
Figure 2.20: Experimental setup of proposed eGaN FETs based front-end resonant dc-dc 
converter. 
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Driving Signal of eGaN FET Q1 Driving Signal of eGaN FET Q2
2V
15ns
(a) crossing voltage 2V, without shoot through 
Driving Signal of eGaN FET Q1 Driving Signal of eGaN FET Q2
3.3V
(b) crossing voltage 3.3V, shoot-through 
Figure 2.21: Experimental waveforms of proposed overlapped driving signals at 200kHz 
switching frequency. 
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(a) Falling edge of driving signal towards Q1 
Driving Signal of eGaN FET Q2
Driving Signal of eGaN FET Q1
(b) Rising edge of driving signal towards Q1 
 
Driving Signal of eGaN FET Q1
Driving Signal of eGaN FET Q2
Figure 2.22: Experimental waveforms of proposed overlapped driving signals at 500kHz 
switching frequency. 
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Table 2.3 indicates the electrical specifications of the eGaN FETs based front-end 
resonant dc-dc converter and a 200W experimental setup is built up as shown in Figure 
2.20 where EPC9002 evaluation board is used to configure the main power devices with 
driving circuits integrated and TI TMS320F28335 is applied to achieve duty ratio control 
digitally. The experimental waveforms of the proposed overlapped drving signals at 
200kHz switching frequency are shown in Figure 2.21. From Figure 2.21(a), it is observed 
that the crossing voltage of the overlapped drving signals in single phase leg is about 2V 
and the effective dead time is about 15ns. Thus, compared with conventional driving 
signals, vsd(t) can be reduced greatly without shoot-through current during dead time. 
However, in Fugure 2.21(b), the crossing voltage is about 3.3V (Vgs(th)max=2.5V, 25°C) and 
there is shoot-through current in the single phase leg. Therefore, for the proposed 
overlapped driving signals, it is important to choose appropriate crossing voltage to 
minimize the reverse conduction losses and avoid shoot-through current. In Figure 2.22, 
the switching frequency of the overlapped driving signals is increased to 500kHz and it is 
known that the crossing voltage of overlapped driving signals towards both rising and 
falling edges almost keep the same and there is only a little bit increase which are 2.28V 
and 2.56V respectively without shoot-through. Thus the switching frequency has limited 
influence on the crossing voltage of proposed overlapped driving signals, which, to some 
extent, verifies the feasibility of this method again. 
Figure 2.23 shows the experimental waveforms of the proposed front-end resonant 
dc-dc converter where it is observed that voltage doubler rectifier diodes D1 and D2 operate 
with ZCS and there is no circulating current beyond resonant periods in the resonant tank. 
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Resonant Tank Voltage (vsw(t))
Resonant Current (ireso(t))
Boost Inductor Current
Output Voltage
(a) 25V input voltage, 100W 
(b) 50V input voltage, 200W 
Resonant Tank Voltage (vsw(t))
Resonant Current (ireso(t))
Secondary Voltage of High Frequency Transformer
Voltage Doubler Rectifier Diodes Current
Figure 2.23: Experimental waveforms of proposed eGaN FETs based front-end resonant dc-dc 
converter. 
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Due to the compact footprint of eGaN FETs EPC2001, it is impossible to measure the 
current through Q1 directly and verify its ZVS turn-on. Thus an equivalent single phase 
leg using MOSFETs (FB59N10D) is built up to prove the ZVS turn-on of Q1 as shown in 
Figure 2.24 where the negative current through Q1 (marked by the red cycle) will discharge 
its Cds first and allow Q1 turn on with ZVS at the following moment. 
To further verify the validity of the efficiency improvement with the proposed 
overlapped driving signals, the measured efficiencies among eGaN FETs without 
overlapped driving signals, eGaN FETs with schottky diodes in parallel and eGaN FETs 
with overlapped driving signals are illustrated in Figure 2.25. From the efficiency curves, 
it is concluded that at both 25V and 50V input voltage, the method with the proposed 
Output Voltage
Resonant Current (ireso(t))
Resonant Tank Voltage (vsw(t))Current through Q1(iQ1(t))
ZVS
 Figure 2.24: ZVS turn-on of Q1 in proposed front-end dc-dc converter. 
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overlapped driving signals shows higher efficiency (about up to 0.7 percentage points 
efficiency increase) than that without overlapped driving signals from 50W to 200W. 
Finally, the experimental waveforms of MPPT algorithm in this proposed topology using 
solar simulator Magna-Power XR200 are illustrated in Figure 2.26. The maximum power 
points (MPP) in X-Y display during MPPT are shown in Figure 2.26(a). The dynamic 
performance of input current and input voltage during MPPT are shown in Figure 2.26(b). 
The p-v curve and remote sensed MPP from the instrument are shown in Figure 2.26(c). 
From those, it is observed that the MPPT algorithm can track the MPP of solar emulator 
effectively. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Figure 2.25: Measured efficiency comparison among eGaN FETs without overlapped driving 
signals, eGaN FETs with schottky diodes in parallel and eGaN FETs with overlapped driving 
signals. 
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  (a) MPP in X-Y display   
Input Current
Input Voltage
Driving Signal
 (b) Experimental waveforms of MPPT 
(c) v-i curve of MPPT algorithm 
 Figure 2.26: Experimental waveforms of MPPT in the proposed eGaN FETs based front-end 
resonant dc-dc converter. 
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2.7 Summary 
This section presents eGaN FETs based high step-up front-end resonant dc-dc 
converter with simple topology, less power devices counts, easy-to-implement duty ratio 
control strategy. ZVS of Q1, conditional ZVS of Q2 and ZCS of voltage doubler rectifier 
diodes D1 and D2 are verified by theoretical analysis, simulation and experimental results. 
To satisfy the requirements of extended ZVS of Q2, reduced input current ripple and high 
power applications, the interleaved topology is suggested and the validity is demonstrated 
by simulation results. 
The reverse conduction characteristics and thermal performance of eGaN FETs are 
investigated in detail. The overlapped driving signals are proposed to reduce vsd(t) and 
reverse conduction power losses during dead time in single phase leg structure. Compared 
with the method with schottly diodes in parallel, no additional components are needed. 
Through efficiency measurement, the method with the proposed overlapped driving 
signals shows higher efficiency (about up to 0.7 percentage points efficiency increase) 
than that without overlapped driving signals from 50W to 200W. To optimize reverse 
conduction performance and avoid shoot-through current, the crossing voltage of the 
overlapped driving signals should be chosen appropriately. Combined with FEA thermal 
analysis and thermal model simulation, the equivalent thermal resistor model provides a 
simplified process to evaluate the cooling requirements and ensure effective heat 
dissipation for eGaN FETs. 
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3. DOUBLE LINE FREQUENCY POWER DECOUPLING TECHNIQUES
3.1 Introduction 
Single phase inverters are inherently subject to the double line frequency ripple 
power which not only results in three-order harmonics in ac side, but also can potentially 
influence the MPPT efficiency of PV module [93] or thermal performance of fuel cell [94, 
95]. To solve this problem, it is necessary to have energy storage components to decouple 
the double line frequency ripple power, which act as a buffer to balance the difference of 
the instantaneous power. Thus the passive approach using bulky electrolytic capacitors or 
inductors can be an effective solution. But both of them will lead to low efficiency and 
low power density [96]. Even the electrolytic capacitors have the drawback of short 
lifetime and low reliability especially at high temperatures. An alternative approach on 
mitigating the ripple power is to use active power decoupling technqiues [63, 97]. In that 
case, the double line frequency ripple power will be transferred to other energy storage 
components that have low inductance and capacitance, by introducing active/passive 
circuits and advanced control or modulation strategies. 
For the two stage PV microinverters, since the dc bus voltage is high, the film 
capacitors with low capacitance can be used to buffer the double line frequency ripple 
power without the additional power decoupling circuits. The degradation of MPPT 
efficiency and the distortion of grid current, resulting from high dc bus voltage ripple, can 
be compensated through advanced control strategies that are capable of high double line 
frequency ripple rejection [98]. Another type of active power decoupling techniques can 
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be generally divided into parallel and series active power decoupling in terms of the ripple 
power paths as shown in Figure 3.1, where the additional ripple ports are needed to buffer 
the ripple power. [99] and [100] proposed series active power decoupling for voltage 
source and current source topologies respectively. By connecting an independently 
controlled voltage compensator in series with the dc and ripple source, the ripple voltage 
can be compensated by power devices and capacitors with low voltage ratings, and the 
capacitance of dc bus capacitor can be reduced. However, the increased component counts 
limit their applications in PV microinverters. [101-103] introduced parallel active power 
decoupling with capacitor as energy storage component. Even though no extra power 
devices is needed, the coupling between the main and power decoupling circuit reduces 
the dc voltage utilization and potentially means higher voltage gain for the front-end dc-
dc converter to satisfy the requirements of grid connection. [104-107] presented parallel 
active power decoupling with one or two single phase legs added, where both capacitor 
and inductor can be the energy storage component, and the additional power devices can 
be modulated independently or dependently to buffer the double line frequency ripple 
power. Some other active power decoupling techniques like six-switch power decoupling 
[108, 109], ac-link power decoupling [110], decoupling using the center tap of isolated 
transformer [111], and power decoupling using active buffer [112], etc. are included in the 
literatures for different applications [113-116]. Furthermore, by replacing the current-
bidirectional two-quadrant switches with the voltage-bidirectional two-quadrant ones, 
similar power decoupling technqiues can be applied in current source inverter [117, 118]. 
Figure 3.1 summarizes all existing active power decoupling techniques until 2015. From 
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that, it is known that even though there are different topologies, control or modulation 
strategies, waveforms of energy storage components and ripple power paths, etc., the 
general solutions based on power decoupling principle should be satisfied. At the same 
time, for the two stage PV microinverters, some of them show better performance than 
others. Thus, in this section, the general solutions to achieve power decoupling will be 
derived and discussed in detail first. Based on that, the investigations on existing power 
decoupling techniques will be included. Finally the evaluations on component counts, 
energy utilization and voltage/current ripple of energy storage components, dc voltage 
utilizations of both the main and power decoupling circuit, and current stresses of power 
devices in the main circuit, will provide helpful guidance on the design of power 
decoupling in the two stage PV microinverters. 
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3.2 General solutions on power decoupling 
The configuration of proposed two stage PV microinverter is shown in Figure 3.2 
where the first stage is eGaN FETs based resonant dc-dc converter discussed in previous 
section and the second stage is H-bridge dc-ac inverter that will be explored in the 
following section. vbus(t) is the dc bus voltage and generally, there are large electrolytic 
capacitor (Cbus1 and Cbus2 in this figure) across dc bus to buffer the double line frequency 
ripple power as shown in (3.1) below. 
busbus
grid
bus
VV
P
C



(3.1) 
where ΔVbus is the allowed voltage ripple across dc bus.  
voltage and current can be expressed as the following equations: 
)sin(2)( tVtv gridgrid        (3.2) 
)sin(2)(   tIti gridgrid       (3.3) 
where, Vgrid and Igrid are the RMS value of grid voltage and current respectively. φ is the 
phase difference between voltage and current at ac side. Thus the instantaneous power at 
grid side can be calculated below. 
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Figure 3.2: Configuration of the proposed two stage PV microinverter. 
It is assumed that the grid side
56 
)2cos(cos)()()(   tIVIVtitvtp gridgridgridgridgridgridgrid (3.4) 
In the two stage PV microinverters, sicne the instant power of output filter is 
normally less than 1/10 of that from the grid side, it can be neglected to simplify the 
analysis. Thus the instant power at dc bus, without considering the power losses, can be 
expressed as: 
)()()( tpPtptp rconsgridbus   (3.5) 
From (3.5), it is observed that the instantaneous power at dc bus consists of two 
terms: a constant power Pcons which feeds the dc power, and a double line frequency ripple 
power pr(t) which must be decoupled by energy storage components, as shown in Figure 
3.3. 
Given the high power density and light weight of PV microinverters, capacitors 
are usually used as energy storage component rather than inductors. Thus the following 
equation should be satisfied to achieve power decoupling. 
)(
))((
2
1
)()()(
2
tp
dt
Atvd
Ctitvtp r
Cr
rCrCrCr 

  (3.6) 
)(tp
0 t (s)
(W)
consP
TT/2
)(tpr
)(tpr
)(tpr
)(tpr
 Figure 3.3: Instantaneous power between dc bus and grid side in single phase inverters. 
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where A is a time-constant value. vCr(t) and iCr(t) are the voltage and current of energy 
storage capacitors. By solving the differential equation above and doing Fourier analysis 
on vCr(t), it is found that the complete solution on the voltage across Cr can contain 
different orders frequency components as shown below. 



n
k
kkCr tkAAtv
1
0 )sin()(   (3.7) 
where n =1, 2, 3, etc.. To decouple the double line frequency ripple power in (3.4) and 
(3.5) completely and minimize the involved other frequency ripple powers, there are three 
general solutions on the voltage across energy storage capacitors as shown in Figure 3.4: 
i) Ak=0 and k≠1, then )sin()( 11   tAtvCr ; ii) Ak=0, k≠0, k≠2 and A2<<A1, then 
)2sin()( 220   tAAtvCr ; iii) Ak=0 and k≠1, then )sin()( 11   tAtvCr . 
For Solution i, it is observed that the voltage across energy storage capacitors is 
line frequency sinusoidal waveform without dc offset. If the energy utilization efficiency 
ηE is defined to be the ratio of double line frequency ripple energy to the maximum energy 
stored in energy storage capacitors, it will be 1 which represents complete utilization of 
0
TT/2 2T3T/2
)(tv
rC
Solution iiiSolution i Solution ii
t(s)
 Figure 3.4: Three solutions on the voltage across energy storage capacitors. 
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energy storage capacitors. Similarly, if the voltage ripple factor ηr is defined to be the ratio 
of voltage ripple to the peak value of voltage across energy storage capacitors, it is also 1 
which means the energy storage capacitors are fully charged and discharged. For Solution 
ii, it is observed that the voltage across energy storage capacitors is double line frequency 
sinusoidal waveform with dc offset. Through (3.6) and (3.7), it is known that there will be 
undesired fourth-order line frequency power from energy storage capacitors which, to 
some extent, violates the theoretical derived power decoupling requirement. To minimize 
the fourth-order line frequency component, A2 should be small enough and A0 should be 
large enough to satisfy the requirement of power decoupling. Thus, compared with that in 
Solution i, larger voltage ratings of energy storage capacitors are needed. At the same 
time, according to the definition of ηE and ηr above, the following equations should be 
satisfied. 
)1( rrE   (3.8) 
1
2
20
2 


AA
A
r (3.9) 
Figure 3.5: Relationships among energy storage capacitance, peak voltage across energy 
storage capacitor and voltage ripple factor. 
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 (3.10) 
condition of Solution ii mentioned  previously, it is revealed that ηr should be much l ess 
than 1 to minimize the fourth-order frequency ripple power, which, to some extent, limits 
the minimum value of energy storage capacitance as illustrated in Figure 3.5. At the same 
time, from (3.8) and (3.10) smaller ηr also represents low energy utilization efficiency ηE 
and  there  is  always  tradeoff  between  the  energy  storage  capacitance and the peak 
(a) Voltage waveforms across energy storage capacitors 
(b) Current waveforms through energy storage capacitors 
 Figure 3.6: Voltage and current wavefroms of energy storage capacitors with different different 
energy utilization efficiency ηE and voltage ripple factor ηr. 
where Pr is the peak value of the double line frequency ripple power. Combined with the
60 
voltage across Cr. For Solution iii, the voltage across energy storage capacitors behaves 
like full-wave rectified line frequency sinusoidal waveform. Similar to Solution i, since 
the energy storage capacitors are fully charged and discharged, and completely utilized, 
both ηr and ηE can be regarded as 1. 
Figure 3.6 provides the voltage and current waveforms of energy storage capacitor 
with different energy utilization efficiency ηE and voltage ripple factor ηr where it is 
assumed that the double line frequency ripple power and the energy storage capacitance 
keep constant. Through them, it is concluded that 1) smaller ηr means larger peak voltage 
across energy storage capacitors and lower current through energy storage capacitors; 2) 
with the increase of ηE, the voltage ripple increases and the dc offset decreases as expected. 
High ηE leads to higher current through energy storage capacitors. 
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3.3 Investigations on power decoupling techniques 
Based on the principle of power decoupling, there is always a ripple power path to 
transfer the double line frequency ripple power to other energy storage components with 
lower inductance or capacitance. By considering the ripple power paths, the active power 
decoupling techniques can be divided into series and parallel one respectively. In theory, 
to eliminate the double line frequency ripple voltage, a voltage source can be in series with 
the ripple source and the desired dc source to compensate the instantaneous voltage 
imbalance as illustrated in Figure 3.7(a). Likewise, a current source can be in parallel with 
the ripple source and the desired dc source to compensate the instantaneous current 
imbalance and then eliminate the ripple current as shown in Figure 3.7(b). In terms of the 
series active power decoupling in the two stage PV microinverters, an active ripple port, 
consisting of power devices and film capacitors, can be connected between the front-end 
dc-dc converter and the dc-ac inverter to achieve power decoupling with independent 
vac(t)
t
vPDM(t)
t
vdc(t)
t
L
vL(t)
(a) Series power decoupling 
iac(t)
t
iPDM(t)
t
idc(t)
t
C
iC(t)
(b) Parallel power decoupling 
 Figure 3.7: Power decoupling with different ripple power paths. 
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modulation and control schemes. For the parallel active power decoupling, since the 
conventional half-bridge structure is still the basic unit in dc-ac inverter, the ripple power 
can be always decoupled through the general configuration in Figure 3.8 below. 
 
From Figure 3.8(a), it is observed that there is only one control objective can be 
achieved through the switch function of the single phase leg. Thus, to satisfy the 
requirements of both dc-ac inversion and power decoupling, at least two single phase legs 
are needed as shown in Figure 3.8(b). According to the general solutions on the voltage 
dc side
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Figure 3.8: General configuration of parallel power decoupling in the two stage PV 
microinverters. 
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across energy storage capacitors derived previously, both line frequency sinusoidal 
waveform with/without dc offset and double line frequency sinusoidal waveform with dc 
offset can be implemented through different connections of four possible ports A, B, O 
and N. However, since one single phase leg (phase B for example) is modulated to 
decouple the double line frequency ripple power, the dc voltage utilization for the main 
circuit (dc-ac inverter) is just 0.5 and behaves like half-bridge circuit, which potentially 
means doubled voltage gain for the front-end dc-dc converter to obtain desired dc bus 
voltage, and limits their applications in the two stage PV microinverters. By introducing 
another control objective, the power decoupling with three single phase legs in Figure 
3.8(c) can achieve full dc voltage utilization of the main circuit and complete ripple power 
decoupling with either independent or dependent modulation strategies. For independent 
modulation, the single phase leg used for power decoupling is completely decoupled with 
the main circuit. Thus the dc voltage utilization for power decoupling circuit is just 0.5 
and the current stresses of power devices in main circuit will keep the same. For dependent 
modulation, since at least one single phase leg will be shared by both the main and power 
decoupling circuit, the current stresses of power devices in the shared single phase legs 
will be definitely changed. At the same time, the dc voltage utilization of both the main 
and power decoupling circuit will be related to the modulation strategies. The detailed 
evaluations will be included in the following parts. Of course, it is totally possible to add 
another single phase leg to configure H-bridge topology for both main circuit and power 
decoupling circuit with independent modulation as shown in Figure 3.8(d). But the 
64 
increased component counts only double the dc voltage utilization of power decoupling 
circuit and are not preferred in the two stage PV microinverters. 
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Figure 3.9: Main parallel power decoupling techniques for the two stage PV microinverters. 
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Generally, there are lots of active power decoupling technqiues for different 
applications as summarized in the introduction of this section. But for the two stage PV 
microinverters, given the requirements of high reliability, high efficiency, high power 
density, low component counts, small volumes and high voltage gain of the front-end dc-
dc converter, only the techniques using film capacitor and advanced control strategies with 
high double line frequency ripple rejection capability in [98], and parallel power 
decoupling with three single phase legs can be better options [107, 119-121]. Figure 3.9 
above shows the main parallel power decoupling techniques for the two stage PV 
microinverters. 
For parallel active power decoupling with three single phase legs, at most three 
control objectives can be achieved through different connections among A, B, C, N and 
O. To maximize the dc voltage utilization of the main circuit and minimize the voltage 
gain of the front-end dc-dc converter, it is always desired to use two phases (phase A and 
B for example) to modulate the main circuit and obtain the full dc voltage utilization. Thus 
the modulation signals (mA and mB) of phase A and B can be expressed as )sin( ABtM  
and )sin( ABtM   respectively, where φAB represents the phase angle between the two 
phases. For the independent modulation, since phase C is decoupled with the main circuit 
completely, the modulation signal is decided by the voltage waveforms across energy 
storage capacitors from the general solutions as given by (3.11) and (3.12). 
bus
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bus
bus
V
tAV
tm
)sin(5.0
)( 11
 
  Solution i               (3.12) 
For the dependent modulation, phase C is combined with either phase A or B to 
decouple the ripple power. Assuming that the voltage and current of energy storage 
capacitors can be expressed as: 
)sin()( 1  tVtv CrCr     (3.13) 
)cos()cos()( 11   tVCtIti CrrCrCr    (3.14) 
Then the peak values of vCr(t) and iCr(t) can be obtained below to meet the power 
decoupling requirements. 
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rrr
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where )
sin
cos
arctan(
2
1
1


   and Lr is the inductance of the smoothing inductor. Thus the 
phase angle between θ1 and φ should satisfy the following relationship. 
4
3
2
or    
42
11



  (3.17) 
Combined with the modulation signals of phase A and B, (3.13) and (3.14), the 
following equations can be derived. 
tVtMVtvtvtv gridABbusBOAOAB  sin2)sin()()()(  (3.18) 
)sin()1()sin(
2
1
)sin(
2
1
)()()( 1
2   tCLVtMVtMVtvtvtv rrCrABbusCbusBOCOCB (3.19) 
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where ε is the phase angle of modulation signal on phase C. Then the modulation index of 
phase C can be obtained by: 




cos
cos
cos
cos)1(2 1
2
AB
bus
rrCr
C M
V
CLV
M 

 (3.20) 
where ]
coscos)1(
sinsin)1(
arctan[
1
2
1
2
ABbusrrCr
ABbusrrCr
MVCLV
MVCLV





 . The aforementioned modulation 
strategies for parallel active power decoupling with three single phase legs are all based 
on sinusoidal pulse width modulation (SPWM). In fact, since there are three single phase 
legs, they can also be treated as three phase unbalanced circuits. Therefore, the concept of 
space vector pulse width modulation (SVPWM) is applicable where there is tradeoff 
towards the dc voltage utilizations between the main and power decoupling circuit [108, 
120, 122]. 
Due to the coupling between the main and power decoupling circuit, it is necessary 
to investigate the current stresses of the shared single phase leg to ensure that there is no 
obvious increased current through power devices of the main circuit. It is assumed that 
φ 
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 (a) 2/0                                                  (b) 2/3   
 Figure 3.10: Phasor diagram of parallel active power decoupling with three single phase legs. 
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phase B is shared by both the main and power decoupling circuit. From (3.17), if 
2/0   ,  1  can be obtained and the phasor diagram is shown in Figure 3.10(a) in 
which 2/2/ 1   . Therefore according to (3.21), the current stresses of power 
devices in phase B can increase when cos2 Crgrid VV  . 
222
cos222 BgridCrgridCr IIIII        (3.21) 
When 2/3  , the phasor diagram is shown in Figure 3.10(b) where 
2/2/ 1   . Therefore, the current stresses of phase B will definitely increase. 
To provide helpful guidance on the design of active power decoupling for the two 
stage PV microinverters, Table 3.1 summarizes the evaluations on component counts, 
energy utilization and voltage/current ripple of energy storage components, dc voltage 
utilizations of both the main and power decoupling circuit, and current stresses of power 
devices in the main circuit respectively. 
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3.4 Summary 
This section presents the double line frequency power decoupling technqiues for 
the two stage PV microinverters. Based on the principle of power decoupling, the general 
solutions on the voltage across energy storage capacitors are derived and discussed. To 
decouple the ripple power completely and minimize the involved other frequency ripple 
powers, Solution i, in which the voltage across energy storage capacitors is line frequency 
sinusoidal waveform without dc offset, Solution ii, in which the voltage across energy 
storage capacitors is double line frequency sinusoidal waveform with dc offset, and 
Solution iii, in which the voltage across energy storage capacitors is full-wave rectified 
line frequency sinusoidal waveform, are obtained. The energy utilization efficiency ηE and 
voltage ripple factor ηr are introduced to evaluate the three solutions. By considering the 
ripple power paths, existing active power decoupling techniques can be divided into series 
and parallel ones. For parallel active power decoupling, the general configuration based 
on half-bridge structure can be obtained. Benefiting from the full dc voltage utilization of 
main circuit and full energy utilization of energy storage capacitors, parallel active power 
decoupling with three single phase legs and Solution i can be a good option for the two 
stage PV microinverters. In this case, the modulation of power decoupling circuit can be 
either dependent or independent on that of the main circuit. Furthermore, parallel active 
power decoupling with three single phase legs and Solution ii can be alternative for the 
two stage PV microinverters. In this case, the modulation of power decoupling circuit is 
independent on that of the main circuit. Even though the peak voltage of energy storage 
capacitors is higher, it allows lower capacitance and lower current through energy storage 
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capacitors. The dc voltage utilizations and the current stresses of power devices in the 
main circuit towards both independent and dependent modulation strategies are 
investigated in detail. Finally, the evaluations on the component counts, the energy 
utilization and voltage/current ripple of energy storage components, the dc voltage 
utilizations of both the main and power decoupling circuit, and the current stresses of 
power devices in the main circuit are summarized to provide guidance on the design of 
power decoupling in the two stage PV microinverters. 
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4. PR AND HYBRID HYSTERESIS CURRENT CONTROL STRATEGY
4.1 Introduction 
Among various dc-ac inverters, the H-bridge, multilevel, Z-source and dual-buck 
topologies are broadly available in different applications [123-128]. Even though low 
dv/dt, smaller common-mode (CM) voltage, and low distortions of input current and 
output voltage can be achieved, multilevel topologies are mainly applied in the area of 
high-power medium-voltage power conditioning. For Z-source and quasi-Z-source 
topologies [129, 130], the voltage boost and inverter functions are combined into one 
power conversion stage. But the limitation between duty ratio and modulation index 
makes it hard to achieve high voltage gain and satisfy the grid-connected requirement 
simultaneously in PV microinverters. Furthermore, the non-isolation structure, and large 
volumes and power losses of passive components also limit the applications in PV 
microinverters. Even though the dual-buck topology in [126] can overcome shoot-through 
problem without dead times, extra power devices are needed. Given the low costs and low 
power devices counts, conventional H-bridge dc-ac inverter is always the most popular 
option in the two stage transformer isolated PV microinverters. However, the hard 
switching operation will inevitably result in high switching losses and severe 
electromagnetic interference (EMI), which, to some extent, limit the increase of switching 
frequency and the decrease of volumes towards passive components like output filter. 
Thus soft switching techniques such as passive losses soft switching snubber circuit in 
[131], auxiliary resonant commutation cell in [132], dc-link resonant circuit in [133, 134] 
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and ac-link auxiliary resonant circuit in [135], etc. are developed. But all of them need 
additional components which makes them complicated-to-implement, low efficient at 
light load or even only preferred in medium and high power applications. So hysteresis 
current control [136] and predictive control [137] were introduced to achieve soft 
switching without extra components. By intentionally controlling the output inductor 
current within hysteresis bands, fixed reverse current control, variable reverse current 
control, constant bandwidth current control and dual mode ZVS ZCS current control in 
[58, 138], etc can be implemented. Even though the wide hysteresis bands definitely 
increase the core losses of the output inductor and the variable frequency operation 
complicates the design of output filter, the switching losses can be reduced greatly which 
means increased efficiency.  
This section first proposed unipolar hysteresis current control with soft switching 
to halve the switching frequency of power devices without increasing the output 
inductance. However, it suffers from zero-crossing distortions and low frequency 
harmonics in the grid current. The zero-crossing distortions can result from either the 
delays or the smaller slope of output inductor current than that of reference current. [139] 
explained the reason of zero-crossing distortions caused by delays in terms of average 
current analysis method and compared that with bipolar modulation. By establishing the 
mathematical model of grid-connected inverter around zero-crossing points, [140] 
proposed on-line leading phase angle compensation to suppress the distortions due to 
smaller slope. Based on those, the hybrid hysteresis current control with soft switching is 
proposed which enables bipolar modulation around zero-crossing points to eliminate zero-
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crossing distortions and unipolar modulation in other moments of the line period to 
achieve halved switching frequency of power devices. The wide hysteresis bands and low 
output inductance in this proposed control strategy can cause errors between the reference 
current and the average current through output inductor, which increases with sampling 
intervals and can introduce lots of low frequency harmonics. To solve this problem, [141] 
proposed a switching time prediction by linearizing the tolerance band limit to reduce the 
deviation substantially. In [142], another switching time prediction, which was based on 
calculated time quantities and rough estimation of output inductance, was presented to 
compensate the bad effect of delays from dead time, driving circuits and sampling 
intervals. [143, 144] also introduced a predictive control to calculate the duty cycle for 
each switching period and limit the output inductor current within the hysteresis bands. 
Even though the predictive algorithms mentioned above can minimize the low frequency 
harmonics by controlling the switching states accurately, the increased signal processing 
requirements and control complexity definitely burden the digital controller. Thus, the 
combined PR controller is used to minimizing the steady state error at low frequency and 
mitigate the low frequency harmonics without complicated predictive calculations. 
In this section, the principle of the proposed unipolar hysteresis current control 
with soft switching, parameters designs and frequency distributions are investigated first. 
Then the analysis and solutions on zero-crossing distortions and low frequency harmonics 
are discussed in detail. Finally, the simulation and experimental results verify the 
feasibility of the proposed control strategy. 
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4.2 Operation principle 
The topology of dc-ac inverter in the two stage PV microinverters is shown in 
Figure 4.1 where vbus(t) is the input voltage (dc bus voltage) and is also the output voltage 
of the front-end dc–dc converter. vAB(t) is the H-bridge output voltage and iL1(t) is the 
current through output inductor L1 and L2. The split phase grid voltage for the residential 
and commercial applications is vgrid(t). The current flowing into the grid is igrid(t). 
Collectively, L1, L2, L3, L4, Cf1 and Cf2 comprise the output filter. The scheme of the 
unipolar hysteresis current control with soft switching is illustrated in Figure 4.2 where 
iL1_upper(t) and iL1_lower(t) are the hysteresis bands. Ihb and I represent the reverse current 
and the boundary current respectively. iref(t) represents the reference of the grid current. 
From this, it is known that there are two commutation modes in one line cycle. When the 
reference current is close to zero-crossing points and the magnitude is less than I, iL1(t) is 
intentionally controlled to flow in both positive and negative directions to achieve ZVS 
commutation. When the magnitude of the reference current is larger than I, iL1(t) is 
regulated using boundary current mode to achieve ZCS commutation. The typical 
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vgrid(t)
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Cf1
iL1(t)
igrid(t)
 Figure 4.1: Topology of dc-ac inverter in the two stage PV microinverters. 
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waveforms in both positive and negative half line cycle are shown in Figure 4.3. From 
that, the unipolar modulation allows halved switching frequency of power devices without 
increasing the output inductance as expected. The different operation modes within one 
switching period of positive half cycle can be discussed in detail as follows. 
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Figure 4.2: Scheme of the unipolar hysteresis current control. 
Figure 4.3: Typical waveforms of the unipolar hysteresis current control. 
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Mode i [t0<t<t1]: as shown in Figure 4.4(a). Q5 turns off at t0. If the reference 
current is around zero-crossing points which means ZVS commutation, the output inductor 
current iL1(t) charges Cds of Q5 and discharges Cds of Q3 respectively. If the magnitude of 
the reference current is larger than I, iL1(t) is zero and will allow Q5 to turn off with ZCS. 
The hysteresis band iL1_lower(t) can be expressed as: 
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Figure 4.4: Operation modes of unipolar hysteresis current control with soft switching 
(igrid(t)>0). 
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Mode ii [t1<t<t2]: as shown in Figure 4.4(b). While Cds of Q3 is fully discharge, 
its body diode turns on and this allows Q3 to turn on with ZVS at t2. 
Mode iii [t2<t<t3]: as shown in Figure 4.4(c). At t2, Q3 turns on with ZVS or ZCS. 
During this period, the voltage across output inductor L1 and L2 can be expressed as: 
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Mode iv [t3<t<t4]: as shown in Figure 4.4(d). Once Q6 turns off with hard 
switching, the output inductor current iL1(t) will charge Cds of Q6 and discharge Cds of Q4. 
The hysteresis band iL1_upper(t) can be expressed as: 
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Mode v [t4<t<t5]: as shown in Figure 4.4(e). When Cds of Q4 is fully discharged, 
its body diode turns on and this allows Q4 to turn on with ZVS at t5. 
Mode vi [t5<t<t6]: as shown in Figure 4.4(f). Q4 turns on with ZVS. During this 
period, the voltage across output inductor L1 and L2 can be given by: 
)(
)(
)( 121 tv
dt
tdi
LL grid
L  (4.4) 
Mode vii [t6<t<t7]: as shown in Figure 4.4(g) which is similar to Mode i. When 
iL1(t) reaches the hysteresis band iL1_lower(t), Q4 turns off. If the reference current is around 
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zero-crossing points which means ZVS commutation, the output inductor current iL1(t) 
charges Cds of Q4 and discharges Cds of Q6 respectively. If the magnitude of the reference 
current is larger than I, iL1(t) is zero and will allow Q4 to turn off with ZCS. 
Mode viii [t7<t<t8]: as shown in Figure 4.4(h). While Cds of Q6 is fully discharged, 
its body diode turns on and this allows Q6 to turn on with ZVS. 
Mode ix [t8<t<t9]: as shown in Figure 4.4(c). At t8, Q6 turns on with ZVS or ZCS 
which is similar to that in Mode iii. 
Mode x [t9<t<t10]: as shown in Figure 4.4(a). When Q3 turns off at t9 with hard 
switching, the output inductor current iL1(t) will charge Cds of Q3 and discharge Cds of Q5. 
Mode xi [t10<t<t11]: as shown in Figure 4.4(i). When Cds of Q5 is fully discharged, 
its body diode turns on and this allows Q5 to turn on with ZVS. The H-bridge output 
voltage vAB(t) is equal to zeo and iL1(t) starts decreasing. 
Mode xii [t11<t<t12]: as shown in Figure 4.4(j). At t11, Q5 turns on with ZVS which 
is similar to that in Mode vi. Then a new switching period will be followed. In negative 
half cycle, the switching sequence of power devices is shown in Figure 3.3(b) where the 
operation modes are similar to those discussed above. 
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4.3 Frequency analysis 
Based on the investigations on the unipolar hysteresis current control strategy, 
(4.2) and (4.4), the frequency of H-bridge output voltage vAB(t) can be derived from (4.5) 
below. 
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where, vCf(t) is the voltage across output capacitor Cf1 and can be expressed as: 
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In PV microinverters, since 
gridgridf IVC 2 and gridgrid VILL  )( 43 , vCf(t) can be 
simplified as )sin(2)( tVtv gridCf  . Then substituting (4.1) and (4.3) into (4.5), the 
frequency of H-bridge output voltage becomes: 
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where, Vbus represents the average voltage of dc bus. While defining M as the amplitude 
modulation index of the proposed control strategy, the ratio of the rising time towards 
output inductor current iL1(t) to the instantaneous switching period, in terms of the peak 
split phase grid voltage and the dc bus voltage, can be obtained by (4.8). 
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tMtd
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From those equations, it is revealed that the switching frequency of power devices 
isn’t constant and the frequency distributions are dependent on several different varaibles. 
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Figure 4.5 shows the frequency distributions of H-bridge output voltage vAB(t) on output 
inductance of L1 and L2, reverse current Ihb, boundary current I and boundary point tZVS, 
which can be concluded that with full load, larger output inductance results in smaller 
frequency variations and smaller frequency changes at boundary points. At the same time, 
larger reverse current Ihb contributes to smaller frequency variations, but represents larger 
 
 (a) L1=L2=300uH     (b) Ihb=0.1A 
        (c) L1=L2=300uH; Ihb=0.1A; I=0.2A (d) L1=L2=300uH; Ihb=0.1A; tzvs=1/720s 
 Figure 4.5: Frequency distributions of H-bridge output voltage in half line cycle. 
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frequency changes at boundary points. The minimum reverse current Ihb should fully 
discharge Cds of Q5 or Q6 to allow ZVS commutation. While comparing Figure 4.5(c) with 
(d), it can be observed that with the fixed boundary point tZVS, there will be reduced 
frequency variations and frequency changes except for at light load. Furthermore, while 
the boundary current I is equal to 0.2A, the respective boundary points tZVS are always less 
than 1/720s. In terms of (4.9) below, the RMS of output inductor current iL1(t) only has 
limited increase with that of tZVS as show in Figure 4.6(a) and (c). So combined with Figure 
4.5(c) and (d), the fixed boundary points can be chosen to optimize the frequency 
distributions of output inductor current iL1(t). 
tzvs=1/720s
Power Rating Increasing
  (a) (b) 
I=0.2A
Power Rating Increasing
(c)  (d) 
 Figure 4.6: (a) RMS of output inductor current iL1(t) with fixed boundary point tZVS; (b) 
Frequency distributions with fixed boundary points tZVS at different loads; (c) RMS of output 
inductor current with fixed boundary current I; (d) Frequency distributions with fixed boundary 
current I at different loads. 
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At the same time, to avoid sudden frequency changes at boundary points and limit 
the maximum switching frequency, the following two equations should be satisfied while 
designing the parameters in this proposed control strategy. 
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In the light of the discussions about above, the parameters of output inductance L1 
and L2, reverse current Ihb, and boundary point tZVS in the proposed unipolar hysteresis 
current control strategy can be calculated approximately and the respective frequency 
distributions can be obtained. 
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4.4 Loss analysis 
According to the operation principle of proposed unipolar hysteresis current 
control strategy in dc-ac inverter discussed above, when the dc-ac inverter operates under 
ZVS commutation, the RMS of output inductor current iL1(t) within one switching period 
can be obtained by: 
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3
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When it operates under ZCS commutation, the RMS of iL1(t) within one switching 
period can be expressed as: 
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Thus combined with (4.14) and (4.9), the conduction power losses of power 
devices can be given by: 
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where, T is the line period (16.67ms). Rds_on_inv represents the conduction resistance of 
power devices in dc-ac inverter. Within ZVS commutation region, the turn-off of all power 
devices are hard switching. However, since the reverse current Ihb is small, the turn-off 
switching losses of Q2 and Q3 in positive half cycle (Q1 and Q4 in negative half cycle) are 
small as well. Within ZCS commutation region, while commutating in positive half cycle, 
both turn-on and turn-off of Q1 and Q4 are hard switching; while commutating in negative 
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half cycle, both turn-on and turn-off of Q2 and Q3 are hard switching. Therefore, the 
switching losses can be calculated from (4.16) approximately. 
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where,  fsw(t) is switching frequency of power devices which is half of that towards H-
bridge output voltage. Qgd and Qgs are the gate-to-drain and gate-to-source charge 
respectively. Rgoff is the gate resistance. Vplateau and Vgs(th) represent the plateau voltage and 
threshold voltage of power devices. Since the hysteresis bands are changing within one 
line cycle, the equivalent current Iequiva, which is equal to /24 gridI , is used to emulate 
the turn-off current.  
Given the soft switching operation in the proposed unipolar hysteresis current 
control strategy, the switching losses and reverse recovery losses of power devices, which 
are the main components of total power losses in conventional hard switching strategies, 
can be reduced greatly. At the same time, due to the wide hysteresis bands, the copper and 
core losses for the output inductor L1 and L2 will definitely increase, especially while there 
is large ac flux swing in the magnetic core. In the two stage PV microinverters, since the 
power rating is about 200W~300W and the split phase grid voltage is 240V, the grid 
current is aound 1A. Therefore, by choosing appropriate magnetic cores with low core 
losses (such as ferrite core or Kool Mμ powder core) and optimizing the magnetic design, 
it is totally possible to ensure that the increased power losses from the output inductor L1 
and L2 are much lower than the reduced power losses because of soft switching operation. 
Recently, benefiting from the superior conduction and swiching characteristics, the high 
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voltage (600V~650V) GaN power devices (shown in Table 4-1) are also becoming more 
and more popular [145-148]. By replacing the MOSFETs with GaN HEMTs, the power 
losses of power devices in dc-ac inverter with the proposed unipolar hysteresis current 
control strategy can decrease by 15%-20%. At the same time, the possible higher 
switching frequency can boost the power density of the dc-ac inverter in the two stage PV 
microinverters. 
 
 
 
Manufacturers Voltage Ratings Current Ratings Conduction Resistance Configuration 
EPC 30 V~300 V 1 A~60 A 1.3 mohm~2800 mohm enhancement mode 
Transphorm 
(Fujitsu) 
600 V 9 A~34 A 52 mohm~290 mohm cascaded 
RFMD 650 V 45 mohm cascaded 
MicroGaN 600 V 
30 A 170 mohm cascaded 
(normally-on) 
320 mohm cascaded 
(normally-off) 
Infineon (IR) 600 V cascode (cascaded) 
Panasonic 
(Infineon) 
600 V 10 A, 15 A 54 mohm, 71 mohm enhancement mode 
GaN Systems 100 V 45 A, 80 A, 90 A 7.4 mohm, 15 mohm enhancement mode 
600 V 7 A~60 A 27 mohm~220 mohm 
Table 4-1: Commercially available GaN power devices from the main manufacturers until 
2015 [145-148]. 
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4.5 Zero-crossing distortions 
 
The detailed output inductor current iL1(t) within one switching period is illustrated 
in Figure 4.7 where the red solid line and the blue dot line represent the ideal and actual 
current through L1 and L2 respectively. It is observed that due to the delay (tdelay) from 
dead times, driving circuits and sampling intervals, the actual output inductor current iL1(t) 
can be beyond the hysteresis bands. Since, for each switching period, both the rising and 
falling slopes of iL1(t) are dependent on the input voltage and grid voltage, the overshoot 
currents ΔiL1_upper(t) and ΔiL1_upper(t) can be different which inetivably results in different 
switching delays (t_1 and t_2) and deviations (Δigrid(t)) between the reference current and 
average output inductor current through L1 and L2. Thus the reference current and actual 
average output inductor current can behave as shown in (4.17) and Figure 4.8 where it is 
iL1_upper(t)
iL1_lower(t)
i_ref(t)
I
I
I
I
Ihb
Ihb
iL1(t)
iL1(t)
igrid(t)>0 igrid(t)<0
t_1
t_2
tdelay
tdelay
iL1_lower(t)
iL1_upper(t)
igrid(t)
 Figure 4.7: Detailed current waveform through output inductor L1 and L2 in one switching 
period. 
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known that, around zero-crossing points, there is dc offset which results in the zero-
crossing distortions. 
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Another reason on zero-crossing distortions is the smaller slope of the output 
inductor current iL1(t) than that of reference current as shown in Figure 4.9 where the solid 
red line and dot red line of vgs(t) represent the original and optimized driving signals 
respectively. Through Figure 4.9(a), it is shown that when the falling slope of iL1(t) is 
smaller than that of the reference current in positive half cycle, the output inductor current 
iL1(t) will not fall to the lower hysteresis band until the reference current go to the negative 
half cycle. At the same time, due to the smaller slope at the first several switching periods 
of negative half cycle, it takes longer time for iL1(t) to rise to the upper hysteresis band 
which means slower regulation on the output inductor current through L1 and L2. Thus 
there are always zero-crossing distortions. Similarly, when the falling slope of iL1(t) is 
smaller than that of the reference current in negative half cycle of Figure 4.9(b), the output 
 Figure 4.8: Difference between reference current and average output inductor current through 
L1 and L2 in unipolar modulation with delays. 
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inductor current iL1(t) will not rise to the upper hysteresis band until the reference current 
go to the positive half cycle. Likewise, due to smaller slope at the first several switching 
periods of positive half cycle, it takes longer time for iL1(t) to fall to the lower hysteresis 
band. So the zero-crossing distortions exist around both ωt=0 and ωt=π. 
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Figure 4.9: Analysis and solution on zero-crossing distortions due to smaller slope of output 
inductor current iL1(t) than that of reference current around zero-crossing points. 
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According to the analysis mentioned above, it is revealed that both delays and 
smaller slope of output inductor current iL1(t) result in the zero-crossing distortions. For 
the former reason of the distortions, combined with (4.17), it can be optimized by 
minimizing the delays or increasing the output inductance or using bipolar modulation. 
However, first the increased output inductance will decrease the power density of dc-ac 
inverter. Second, since the main component in those delays is from the sampling intervals, 
the minimized delays will definitely require fast digital controllers. Finally, the bipolar 
modulation will double the switching frequency and the switching losses of power 
devices. For the latter reason, it is inherently related to the unipolar modulation and the 
increased output inductance can even worsen the zero-corssing distortion due to much 
smaller slope of the output inductor current iL1(t). Therefore, the hybrid hysteresis current 
control, which enables bipolar modulation around the zero-crossing points to minimize 
the zero-crossing distortions and unipolar modulation in other moments of the line cycle 
to achieve halved switching frequency of power devices, is proposed as shown in Figure 
4.9. The boundary condition should satisfy the following equation. 
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where, it is observed that once the output inductance L1 and L2, and the grid voltage are 
fixed, the boundary condition is only dependent on the grid current (power rating). 
Combined with the boundary points between ZVS and ZCS commutation in the original 
unipolar hysteresis current control, it is necessary to find out the larger one to simplify the 
control logic and eliminate the possible current spikes during multiple transitions. 
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4.6 Low frequency harmonics mitigation 
In fact, the hybrid hysteresis current control proposed above to optimize the zero-
crossing distortions can mitigate some of the low frequency harmonics. But due to wide 
hysteresis bands for soft switching, low output inductance L1 and L2, and non-negligible 
sampling intervals from the digital controller, the errors between reference current and 
average output inductor current still result in lots of low frequency harmonics. Thus the 
grid current needs to be sensed and fed back to compare with the reference current. At the 
same time, the reference current can be fed forward. Then the steady state error at low 
frequency can be mitigated by the PR control [149] and the power quality flowing into the 
grid can be further improved. The proposed control diagram is shown in Figure 4.10 
below. 
The transfer function of PR controller in this proposed control diagram can be 
expressed as: 
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For the transfer function of hybrid hysteresis current control, since it is non-linear 
controller, the small signal and the averaging assumption in conventional linear controller 
PR Controller
GPR(s)
Hybrid Hysteresis
Controller
GHCC(s)
Output Filter
Gfilter(s)
sin(ωt)
i_ref(t)
igrid(t)iref(t)
iL1_ideal(t)
Gain k
IREF
iL1(t)
iL1_actual(t)
 Figure 4.10: Control diagram of proposed PR and hybrid hysteresis current control. 
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are no long valid. Thus an equivalent transfer function based on extended state averaging 
method using perturbed on-time and switching period is given by [150]: 
HCCHCC ksG )( (4.20) 
where it is concluded that the equivalent model can be regarded as a proportional 
component and kHCC is a constant related to the sensing gain. This approximation above is 
valid for two main reasons: 1) the switching frequency is much higher than the line 
frequency; 2) the discussion is focued on low frequency harmonics in the grid current. The 
disturbance ΔiL1(t) in this control diagram results from the proposed hysteresis current 
controller, and the delays mentioned previously in which the sampling interval is the main 
component. The open loop transfer function G(s) is given by (4.21) and the bode plots are 
illustrated in Figure 4.11. 
 Figure 4.11: Bode plots of open loop transfer function with PR control. 
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Through them, it is known that the PR control provides high gain at the specific 
resonant frequency while tuning 3rd low frequency harmonic. Compared with PI control, 
there is gain boost at the resonant frequency. 
The transfer function Gdis(s) between the disturbance ΔiL1(t) and grid current igrid(t) 
can be expressed below and the bode plots is shown in Figure 4.12 where there is the same 
gain reduction at the specific resonant frequency. 
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In the original unipolar hysteresis current control, since there are several different 
low frequency harmonics in the grid current, the PR controller designed for different 
 Figure 4.12: Bode plots of transfer function Gdis(s) with PR control. 
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resonant frequency can be in parallel to mitigate the respective harmonic components. The 
open loop transfer function and bode plots can behave like (4.23) and Figure 4.13 where 
it is observed that both the bandwidth and phase margin are increased by introducing 
multi-PR control in parallel. 
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In practical design, given the disturbance ΔiL1(t) is related to the behaviors of 
hysteresis current controller and delays as mentioned previously, the multi-PR control can 
change ΔiL1(t) except mitigating the harminics at resonant frequencies. Then other 
unexpected harmonics can be introduced into the actual output inductor current iL1_actual(t) 
and deteriorate the grid current. Therefore, the multi-PR control doesn’t definitely mean 
better low frequency harmonics mitigation and the performance should be evaluated 
 Figure 4.13: Bode plots of open loop transfer function with multi-PR control in parallel. 
95 
through experiments as well. The similar problem also exists while replacing the PR 
control with the repetitive control [151]. It is totally possible that the quality of grid current 
can have limited improvement or even be worsened. What's more, while minimizing the 
influence of delays from the digital controller, the sampling frequency should be 
maximized which means a lot of memories occupied by the repetitive control algorithm. 
That is also one of the reasons that repetitive control isn't an appropriate option in this 
application. 
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4.7 Simulation and experimental results 
A simulation model is built up with Multisim and LabVIEW co-simulation to 
verify effectiveness on the proposed PR and hybrid hysteresis current control with soft 
switching in dc-ac inverter of the two stage PV microinverters. Figure 4.14 shows the 
simulation waveforms of the output inductor current iL1(t) and the generated driving 
signals in unipolar hysteresis current control without zero-crossing optimization and low 
frequency harmonics mitigation. The halved switching frequency and soft switching 
operation of power devices are evident as is the smooth transition between ZVS and ZCS 
commutations as shown in the inset at the top right corner. 
  Figure 4.14: Simulation results of output inductor current iL1(t) and drving signals in unipolar 
hysteresis current control without zero-crossing optimization and low frequency harmonics 
mitigation. 
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The zero-crossing distortions due to 1us delays (10ns step size) is illustrated in 
Figure 4.15 where it is revealed that there is deviation between the grid current and the 
reference current as expected from (4.17). Thus, at the zero-crossing point, the grid current 
is still larger than zero and then there is sudden transition to negative value which 
inevitably generates current spikes and certain low frequency harmonics during the 
process. 
In Figure 4.16, the zero-crossing distortions due to smaller slope of output inductor 
current iL1(t) than that of the reference current is shown. Take the condition ωt=π for 
example. It is observed that in the last switching period of the zero-crossing point, the 
falling down of iL1(t) behaves like oscillation. Likewise, at the first few switching periods 
after the zero-crossing point, the rising up of iL1(t) also has oscillation. Compared with the 
 Figure 4.15: Zero-crossing distortions resulted from 1us delay. 
 98 
 
theoretical analysis in Figure 4.9 mentioning that the output inductor current iL1(t) will fall 
down or rise up with calculated slopes in terms of the grid voltage and inductance of L1 
and L2, the oscillations in iL1(t) from the simulation results worsen the quality of the grid 
current, and even result in current spikes and instability of the dc-ac inverter. Actually, the 
oscillations exists during the whole periods when the slope of the output inductor current 
iL1(t) is less than that of the reference current (the region marked with red arrow). The 
similar simulation results can be obtained at ωt=0 of Figure 4.16. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.17 shows the simulation results of optimized zero-crossing distortions 
with hybrid hysteresis current control. Even though there is about 2us delay (10ns step  
 
 Figure 4.16: Zero-crossing distortions resulted from both delays and smaller slope of output 
inductor current through L1 and L2. 
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size), the grid current almosts follows the reference current by using bipolar modulation 
around zero-crossing points. The transitions around zero-crossing points are smooth, and 
the current spikes and oscillations can be eliminated. The simulation results of combined 
PR and hybrid hysteresis current control with soft switching in dc-ac inverter towards the 
two stage PV microinverters are shown in Figure 4.18 where it is observed that the grid 
current tracks the reference current well and is in phase with the grid voltage. The 
transitions of zero-crossing points and ZCS-ZVS commutations (or unipolar and bipolar 
modulation) are smooth and robust. The harmonic spectrums of the output inductor current 
iL1(t) are given in Figure 4.19 where it is revealed that by using combined PR and hybrid 
hysteresis current control, the low frequency harmonics (180Hz, 300Hz, etc) have been 
 Figure 4.17: Simulation results using hybrid hysteresis current control to optimize zero-
crossing distortions. 
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Figure 4.18: Simulation results of combined PR and hysteresis current control with soft 
switching in dc-ac inverter. 
Figure 4.19: Harmonic spectrum of output inductor current iL1(t). 
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mitigated greatly. Due to the hysteresis operation, the harmonic spectrums are distributed 
over a range of frequencies as expected in (4.11) which results in the challenges while 
designing the output filter. But at the same time, it has potential advantages to meet 
conducted emissions limits. 
 
 
 
 
 
 
 
 
 
 
 
The experimental setup of laboratory-scale dc-ac grid-connected inverter in the 
two stage PV microinverters are built up as shown in Figure 4.20 where, the combined PR 
and hybrid hysteresis current control with soft switching is implemented by TI 
TMS320F28335 microcontroller. The isolation transformer and autotransformer are used 
to achieve galvanic isolation between the main circuit and the grid, and adjust the grid 
voltage during experiments respectively. The electrical specifications of this prototype are 
 
Autotransformer
Isolation 
Transformer
Digital Controller
Main Circuit
Power Analyzer
 
 Figure 4.20: Experimental setup of laboratory-scale dc-ac grid-connected inverter. 
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Input Voltage (V) 400 Output Inductor L1, L2 (uH) 300 
Gird Voltage (split phase, RMS, V) 120 Output Capacitor Cf1 (uF) 1u 
Power (W) 200 Output Inductor L3, L4 (uH) 500 
Sampling Frequency (kHz) 150 Output Capacitor Cf2 (uF) 1u 
Dead Time (us) 0.7 MOSFETs IRFP460 
kp 1 kc 400 
ωc (rad) 20 ω0 (rad) 2π*180 
tZVS (s) 1/720 I (A) 0.1~0.25 
Current sensing output of iL1(t)
Driving signals of Q3 (0), Q4 (2), Q5 (1), Q6 (3) iL3(t)
Table 4-2: Electrical Specifications of dc-ac grid-connected inverter in the two stage PV 
microinverters. 
Figure 4.21: Experimental waveforms of unipolar hysteresis current control without zero-
crossing optimization. 
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shown in Table 4.1. Since the 3rd harmonic is the main component in the grid current, there 
is only one PR control with 180Hz resonant frequency is applied. With the appropriate 
designs of kp, kc, ωc and ω0, both 3rd and other low frequency harmonics (mainly 5th, 7th, 
9th) can be mitigated as well. 
Figure 4.21 and 4.22 show the experimental waveforms without and with zero-
crossing optimization respectively. Through comparison, it is concluded that the bybrid 
hysteresis current control can eliminate the current spikes at zero-crossing points 
Current sensing output of iL1(t)
Driving signals of Q3 (0), Q4 (2), Q5 (1), Q6 (3) iL3(t)
 
 Figure 4.22: Experimental waveforms of zero-crossing optimization through hybrid hysteresis 
current control. 
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effectively which verifies the validity of the theoretical analysis and simulation results 
mentioned previously. 
The ZVS turn-on around zero-crossing points is illustrated in Figure 4.23. The grid 
current harmonic analysis on low frequency harmonics mitigation through YOKOGAWA 
WT1600 Power Analyzer are given by Figure 4.24. From that, it is observed that even 
though the zero-crossing optimization can smooth the transition at zero-crossing points 
and reduce certain low frequency harmonics, there are still lots of 3rd, 5th, 7th, and 9th 
harmonics in the grid current. By combining with the PR control (180Hz resonant 
frequency), the low frequency harmonics, especially the 3rd one, can be mitigated greatly 
to reduce total harmonic distortion (THD) of the grid current. 
ZVS turn-on
vds(t) of Q3
vgs(t) of Q3
 Figure 4.23: Experimental waveforms of ZVS turn-on of Q3. 
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The experimental waveforms of proposed PR and hybrid hysteresis current control 
with soft switching in dc-ac inverter towards the two stage PV microinverters at about 
55W and 110W output power are shown in Figure 4.25. Through that, it is revealed that 
the grid current is always in phase with the grid voltage and has smooth transition at zero-
crossing points. Due to the inherent instantaneous power imbalance in single phase 
inverter, there are double line frequency ripple on the bus voltage. The THDs at different 
output power ratings are plotted in Figure 4.26 where it is concluded that through zero-
crossing optimization and low frequency mitigation, the THD of grid current in the dc-ac 
grid-connected inverter can be limited to be less than 5%. The efficiency comparisons 
shown in Figure 4.27 between the bipolar hysteresis current control with soft switching 
Grid Current
(a) Grid current harmonic analysis without the PR control 
Grid Current
(b) Grid current harmonic analysis with the PR control (180Hz resonant frequency) 
 
 
Figure 4.24: Experimental waveforms of zero-crossing optimization through hybrid hysteresis 
current control. 
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Bus Voltage
Grid Voltage
Grid Current
 
(a) 55W 
 
(b) 110W 
 
 
 
 
 
 
 
 
 
 
Bus Voltage
Grid Voltage
Grid Current
Figure 4.25: Experimental waveforms of dc-ac grid-connected inverter with proposed PR and 
hysteresis current control strategy. 
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and the proposed PR and hybrid hysteresis current control with soft switching, verifies the 
increased efficiency (maximum 1.3%) due to halved switching frequency of power 
devices while operating at unipolar modulation. In this prototype, since the conduction 
losses of power devices, power losses from gate drivers and output inductors (both core 
losses and copper losses) aren’t optimized, the proportion of switching losses of power 
devices in total power losses is small. If the overall power losses can be reduced further, 
the efficiency improvement of the proposed PR and hybrid hysteresis current control with 
soft switching can perform much better than that of bipolar hysteresis current control with 
soft switching. 
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Figure 4.26: THDs at different output power ratings of dc-ac grid-connected inverter with 
proposed PR and hybrid hysteresis current control strategy. 
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Bipolar Modulation Hysteresis Current Control with Soft Switching
PR and Hybrid Hysteresis Current Control with Soft Switching
Figure 4.27: Dc-ac grid-connected inverter efficiency comparison between bipolar hysteresis 
current control with soft switching and combined PR and hybrid hysteresis current control with 
soft switching. 
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4.8 Summary 
This section presents combined PR and hysteresis current control strategy with soft 
switching in dc-ac inverter of the two stage PV microinverters. By controlling output 
inductor current iL1(t) within the designed hysteresis bands cycle by cycle, within ZVS 
commutation reigon, ZVS turn-on of all power devices can be achieved; within ZCS 
commutation reigon, ZVS turn-on and ZCS turn-off of Q4 and Q5 in positive half cycle 
(Q3 and Q6 in negative half cycle) can be satisfied. Thus the switching losses of power 
devices can be reduced greatly compared with conventional hard switching operation. At 
the same time, given the current ratings in PV micorinverters, the core and copper losses 
of output inductor L1 and L2 only have limited increase through appropriate magnetic 
design. Thus the toal power losses can be reduced. Compared with bipolar hysteresis 
current control, the proposed control strategy has increased efficiency (maximum 1.3%). 
To optimize the zero-crossing distortions resulted from the delays and smaller 
slope of output inductor current iL1(t) than that of reference current around zero-crossing 
points, the hybrid hysteresis current control, which enables bipolar modulation around the 
zero-crossing points to minimize the zero-crossing distortion and unipolar modulation in 
other moments of the line cycle to achieve halved switching frequency of power devices, 
is proposed. To further mitigate the low frequency harmonics of grid current, PR control 
is applied to minimize the steady state error at low frequency. Finally, the THD of grid 
current can be limited to be less than 5%. 
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5. CONCLUSIONS AND FUTURE WORKS
5.1 Summary and conclusion 
This dissertation presents the eGaN FETs based topology for the front-end dc-dc 
converter, and combined PR and hybrid hysteresis current control with soft switching for 
dc-ac inverter in the two stage PV microinverters. At the same time, the double line 
frequency power decoupling techniques for single phase inverters have been investigated. 
Major contributions of this dissertation can be summarized as follows: 
1. A high step-up front-end resonant dc-dc converter with simple topology, less
power devices counts, easy-to-implement control strategy is firstly proposed in this 
dissertation. The high voltage gain is achieved by boost operation, high frequency 
transformer and voltage doubler rectifier together to avoid extreme duty ratio of power 
devices and turn ratio of high frequency transformer. The resonant tank allows ZCS of 
rectifier diodes (D1 and D2), ZVS of Q1 and conditional ZVS of Q2. Due to small 
inductance, the resonant inductor can be integrated into the high frequency transformer. 
2. eGaN FETs from EPC are applied to replace the conventional silicon based
MOSFETs due to low conduction resistance, low capacitance, high power density, etc. 
Since there is no intrinsic anti-parallel body diodes like conventional silicon-based 
MOSFETs, the reverse conduction characteristics of eGaN FETs are explored. To 
optimize the reverse conduction power losses and avoid shoot-through current in single 
phase leg structure, overlapped driving signals for eGaN FETs are proposed. The choose 
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of crossing voltage towards the overlapped driving signals are illustrated and the 
efficiency improvement is verified.  
3. Combined with FEA and Labview/Multisim thermal model simulation, the 
simplified thermal resistor model can be used to evaluate the cooling requirements and 
estimate the minimum board size for heat dissipation of eGaN FETs under worst case 
scenario. 
4. The general solutions (Solution i, ii and iii), unifies all possible waveforms of 
energy storage components to achieve double line frequency power decoupling, are 
derived and discussed. The energy utilization efficiency ηE and voltage ripple factor ηr are 
introduced to evaluate the three solutions. Both parallel and series power decoupling 
techniques are investigated by considering the ripple power paths. 
5. The general configuration of parallel power decoupling in the two stage PV 
microinverters is explored. The evaluations on the component counts, the energy 
utilization and voltage/current ripple of energy storage components, the dc voltage 
utilizations of both the main and power decoupling circuit, and the current stresses of 
power devices in the main circuit are summarized to provide guidance on the design of 
power decoupling in the two stage PV microinverters. 
6. Benefiting from fast dynamic response and robust current regulation, the proposed 
unipolar hysteresis current control is used to achieve halved switching frequency of power 
devices and soft switching operation of H-bridge dc-ac inverter without additional 
components. Compared with hard switching operation, the switching losses are reduced 
greatly at the cost of limited increase of power losses towards output inductor L1 and L2. 
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The frequency distributions on different parameters of the control strategy are 
investigated. 
7. The analysis and solutions on zero-crossing distortions in original unipolar 
hysteresis current control are discussed. The hybrid hysteresis current control, which 
enables bipolar modulation around the zero-crossing points to minimize the zero-crossing 
distortions, and unipolar modulation in other moments of the line cycle to achieve halved 
switching frequency of power devices, is proposed. 
8. The digital PR control is introduced to be combined with hybrid hysteresis current 
control to mitigate the low frequency harmonics of the grid current without complicated 
predictive calculations. 
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5.2 Future works 
1. Explore the operation of GaN high-electron mobility transistors (HEMTs) in the
dc-ac inverter with higher switching frequency and power density. 
2. Implement and test the two stage PV microinverters with both eGaN FETs based
front-end resonant dc-dc converter and GaN HEMTs based dc-ac inverter using proposed 
PR and hybrid hysteresis current control strategy. 
3. Work on the power decoupling of double line frequency ripple power in the single
phase two stage PV microinverters. 
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